Lecture 7: Manufacturing

CSCE 5730 Digital CMOS VLSI Design

Instructor: Saraju P. Mohanty, Ph. D.

NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages, and other sources for academic purpose only. The instructor does not claim any originality.





Lecture Outline

- CMOS Fabrication
- Packaging
- Testing






Introduction

- Integrated circuits: many transistors on one chip.
- Very Large Scale Integration (VLSI): very many
- Complementary Metal Oxide Semiconductor
 - Fast, cheap, low power transistors
- How to build your own simple CMOS chip
 - CMOS transistors
 - Building logic gates from transistors
 - Transistor layout and fabrication






MOSFET: 3D Perspective







A Modern CMOS Process




Dual-Well Trench-Isolated CMOS Process





Circuit Under Design and Its Layout








CMOS Fabrication

- CMOS transistors are fabricated on silicon wafer.
- Lithography process similar to printing press is used for the fabrication.
- On each step, different materials are deposited or etched.
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process.






Photo-Lithographic Process







CMOS Process at a Glance










Inverter Cross-section

 Typically use p-type substrate for nMOS transistors.

Requires n-well for body of pMOS transistors.










Well and Substrate Taps

- Substrate must is tied to GND and n-well to V_{DD}
- Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
- Heavily doped well and substrate contacts or taps form good ohmic contacts.








Inverter Mask Set

- Transistors and wires are defined by masks
- Cross-section taken along dashed line








Detailed Mask Views

- Six masks
 - n-well
 - Polysilicon
 - n+ diffusion
 - p+ diffusion
 - Contact
 - Metal







- Objective is to build inverter from the bottom up
- First step will be to form the n-well
 - Cover wafer with protective layer of SiO₂ (oxide)
 - Remove layer where n-well should be built
 - Implant or diffuse n dopants into exposed wafer
 - Strip off SiO₂
- n-well: Start with blank p-type silicon wafer

p substrate



- n-well: Grow SiO₂ on top of Si wafer
 - − 900 − 1200 C with H₂O or O₂ in oxidation furnace
 - The oxide is patterned to define n-well.

```
p substrate
```

- n-well: Spin on photoresist
 - Photoresist is a light-sensitive organic polymer
 - Softens where exposed to light


p s	ubstrate	

Photoresist SiO₂






- n-well: Expose photoresist through n-well mask
 - Allows light to pass through only where the n-well need to be created.
 - Strip off exposed photoresist







- n-well: Etch oxide with hydrofluoric acid (HF)
 - Only attacks oxide where resist has been exposed




- n-well: Strip off remaining photoresist
 - Use mixture of acids called piranah etch
 - Necessary so resist doesn't melt in next step

	SiO ₂
	_
p substrate	





- n-well: created with diffusion or ion implantation
 - Diffusion: Place wafer in furnace with arsenic gas and heat until As atoms diffuse into exposed Si
 - Ion Implantation: Blast wafer with beam of As ions



- n-well: Strip off the remaining oxide using HF
 - Back to bare wafer with n-well
 - Subsequent steps involve similar series of steps


```
n well p substrate
```





Fabrication Steps: Creation of Gates

- Gate consists of polysilicon over thin layer of silicon oxide.
- Very thin layer of gate oxide is grown in furnace
 - < 20 Å (6-7 atomic layers)</p>
- Chemical Vapor Deposition (CVD) of silicon layer for polysilicon deposition
 - Place wafer in furnace with Silane gas (SiH₄)
 - Forms many small crystals called polysilicon
 - Polysilicon is heavily doped to be a good conductor








Fabrication Steps: Creation of Gates


 Use same lithography process that used to create n-well to pattern polysilicon using photoresist and the polysilicon mask.








- Transistor active area and well contact are n+.
- N-diffusion forms nMOS source, drain, and nwell contact
- Use oxide and masking to expose where n+ dopants should be diffused or implanted








- Pattern oxide with the n-diffusion mask and form n+ regions
- Self-aligned process where gate blocks diffusion
- Polysilicon is better than metal for self-aligned gates because it doesn't melt during later processing






Discover the power of ideas

- Historically dopants were diffused
- Usually ion implantation today
- But regions are still called diffusion



Strip off oxide to complete patterning step








Fabrication Steps: Creation of p+

- Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact
- Pattern oxide with the p-diffusion mask and form p+ regions








Fabrication Steps: Creation of Contacts

- Now we need to wire together the devices
- Cover chip with thick field oxide
- Etch oxide where contact cuts are needed using contact mask.








Fabrication Steps: Metalization


- Sputter on aluminum over whole wafer
- Pattern to remove excess metal, leaving wires
- Metal mask is used during this step.









Advanced Metallization





Advanced Metallization










Packaging

- Tapeout final layout
- **Fabrication**
 - 6, 8, 12" wafers
 - Optimized for throughput, not latency (10 weeks!)
 - Cut into individual dice
- Packaging
 - Bond gold wires from die I/O pads to package








Packaging Requirements

- Electrical: Low parasitics
- Mechanical: Reliable and robust
- Thermal: Efficient heat removal
- Economical: Cheap





Package Types







Package Parameters

Package Type	Capacitance (pF)	Inductance (nH)
68 Pin Plastic DIP	4	35
68 Pin Ceramic DIP	7	20
256 Pin Pin Grid Array	5	15
Wire Bond	1	1
Solder Bump	0.5	0.1


Typical Capacitances and Inductances of Various Package and Bonding Styles (from [Sze83])





Bonding Techniques


Wire Bonding







Tape-Automated Bonding (TAB)




(a) Polymer Tape with imprinted wiring pattern.






Flip-Chip Bonding








Package-to-Board Interconnect








(b) Surface Mount





Multi-Chip Modules





Testing

- Test that chip operates
 - Design errors
 - Manufacturing errors
- A single dust particle or wafer defect kills a die
 - Yields from 90% to < 10%
 - Depends on die size, maturity of process
 - Test each part before shipping to customer



