

# Impact of Channel Hot Carrier Effect in Junction- and Doping-free Devices and Circuits

Meena Panchore<sup>1</sup>, Jawar Singh<sup>2</sup>, *Senior Member, IEEE* and Saraju P. Mohanty<sup>3</sup>, *Senior Member, IEEE*

**Abstract**—In this brief, we have investigated the time dependent performance degradation of digital benchmark circuits due to channel hot carrier (CHC) stress in junction- and doping-free devices. For device-circuit interaction, we have developed the look-up table based Verilog-A models of both devices for circuit simulations. At device level, the drain current of conventional n-type junctionless (JL) FET is degraded by 20-25%, however, dopingless JLFET experiences 10-15% degradation in drain current due to CHC stress of different time spans. The circuit level simulations of digital benchmark circuits, such as standard six-transistor static random access memory (SRAM) cell, and ring oscillator (RO) have large impact of CHC stress. For example, operating frequency of RO designed with conventional JLFET is degraded by 3.3 to 5 times due to CHC stress of 2000s and 6000s. Similarly, read and write delays of SRAM cell are also degraded by CHC stress conditions.

**Index Terms**— Junctionless FET, Dopingless FET, Channel Hot Carrier (CHC), Verilog-A Models, SRAM, and Ring Oscillator.

## I. INTRODUCTION

The electrical characteristics of junctionless field effect transistors (JLFETs) have outpaced the conventional MOSFETs on many fronts, such as better scalability and gate controllability, and simplified fabrication process [1]. Apart from that n-type JLFET has also been investigated for the time dependent performance degradation due to channel hot-carrier (CHC) stress and experimentally found less sensitive than conventional inversion mode MOSFETs [2], [3]. The CHC stress in JLFETs is mainly triggered by the impact ionization phenomenon due to high electric field in the channel near drain region. The high energetic electrons and holes generated by impact ionization are injected into the gate-dielectric region near the drain side, thereby interface states are generated that degrades the electrical characteristics of JLFETs [4]. However, higher doping concentration to meet driving current requirement and higher gate workfunction to turn-off the device properly for JLFET poses severe challenges, among them impact ionization and threshold voltage variability due to random dopant fluctuations (RDFs) are critical [5], [6].

In that pursuit, dopingless (DL) JLFET has recently been proposed as a potential candidate that relaxes the aforementioned requirements, and preserves all the benefits of




Fig. 1. Cross-sectional views of test devices for CHC stress (a) conventional JLFET [14], and (b) dopingless JLFET [8].

conventional JLFET. The DL-JLFET employs intrinsic silicon nanowire for formation of source and drain regions through charge-plasma [7], thereby, provides better immunity towards process variation induced RDFs [8]–[10]. In this brief, a comparative investigation of time dependent performance degradation due to CHC stress at device and circuit level is performed for both JLFET (junction free device with heavy doping) and DL-JLFET (free from external doping as well as junctions) using device-circuit co-simulation approach. We have considered the most damaging CHC condition for short-channel devices when  $V_G = V_D$  at room temperature, whereas, in long-channel devices it occurs when  $V_G = V_D/2$  [11]. Several studies on JLFETs have been performed in the recent past at device level for time dependent degradation [12], [13], however, for the first time we have investigated the impact of CHC stress of different time spans in digital benchmark circuits, such as standard six-transistor static random access memory (SRAM) cell and an 11-stage ring oscillator. For device-circuit co-simulation, we have developed the look-up table based verilog-A models for both devices with pre- and post-CHC stress of different time spans.

Fig. 1 (a-b) show the cross-sectional views of both conventional and doping-less JLFET. The device dimensions for both devices are kept same except doping concentrations and gate work functions. The parameters used in our simulation are [8], [9]: silicon film thickness ( $T_{si}$ )=10nm, gate length ( $L_g$ )=15nm, effective oxide thickness (EOT) =1nm, and S/D extension ( $L_{ext}$ )=15nm. The gate metal work function in conventional n-type JLFET is 5.5eV with uniform doping throughout source/channel/drain ( $10^{19}cm^{-3}$ ). Similarly, for n-type DL-JLFET, the gate work function is taken as 4.73eV with intrinsic silicon body ( $10^{15}cm^{-3}$ ). In DL-JLFET the doped source/drain regions are formed with different metal electrodes work functions, referred as charge-plasma [8] which are in the range of  $\phi_m < \chi_{Si} + (E_G/2q)$ , where,  $\chi_{Si}$  is electron affinity of bulk silicon ( $\chi_{Si} = 4.17$ ),  $E_G$  is the bulk silicon

<sup>1,2</sup>The authors are with the Department of Electronics and Communication Engineering, PDPM Indian Institute of Information Technology Design and Manufacturing, Jabalpur, MP, 482005 India. E-mail: (p.meena@iiitdmj.ac.in; jawar@iiitdmj.ac.in).

<sup>3</sup>Author is with the Department of Computer Science and Engineering, University of North Texas, Denton, TX 76207, USA E-mail: Saraju.Mohanty@unt.edu




Fig. 2. Calibration of Verilog-A models (open symbols) with TCAD simulations (solid symbols) for transfer characteristics of both conventional (JLFET) and dopingless (DL-JLFET) device (pre-CHC) at  $V_{DS} = \pm 1V$  (a) n-type, and (b) p-type.

bandgap,  $q$  is elementary charge. The Hafnium (work function =  $3.9eV$ ) metal contact is used to create the source/drain region over a silicon layer of thickness  $10nm$ . For conventional and dopingless p-type JLFET, we considered the gate work function of  $3.96eV$  and  $4.86eV$ , respectively.

Our device-circuit co-simulation framework comprises of extraction of electrical (I-V and C-V) characteristics through 2-D TCAD simulations and development of look-up table based Verilog-A models. At device level simulations, both conventional JLFET [14] and DL-JLFET [8] are adopted with same device dimensions and parameters as reproduced in Fig. 1 (a-b). Initially, both fresh (pre-CHC stress) devices were simulated with bias conditions varying finely over the operating range. The resulting extracted electrical (I-V and C-V) characteristics of both devices through dc and ac simulations are then used in look-up table based Verilog-A models to perform circuit simulations in Cadence (Spectre). The fine-granularity TCAD simulations were performed for extraction of  $I_{DS}(V_{GS}, V_{DS})$ ,  $C_{GS}(V_{GS}, V_{DS})$  and  $C_{GD}(V_{GS}, V_{DS})$  for the development of 2-D look-up table based Verilog-A models. We have calibrated our Verilog-A models with TCAD simulation for both n-type and p-type devices, and reproduced the previously reported transfer characteristics of both conventional JLFET and DL-JLFET, as shown in Fig.2 (a-b). It can be observed that the developed Verilog-A models for both n- and p-type, JLFET and DL-JLFET show very good agreement with TCAD simulations.

## II. CHC STRESS AND SIMULATION FRAMEWORK

To study the impact of CHC stress on both devices, we have employed a conventional cumulative measure-stress-measure approach [15]. The CHC stress was applied with  $V_G = V_D = 1.9V$  for 2000 seconds and 6000 seconds with device degradation models, and drain current variation was monitored. The output characteristics were observed at room temperature before CHC stress (pre-CHC) and at selected time after CHC stress (post-CHC) using TCAD simulations. During CHC stress, the variation of drain current was monitored by sweeping the drain voltage for various gate bias voltages. The




Fig. 3. Output characteristics of conventional and dopingless n-type JLFETs fresh and stressed ( $V_G = V_D = 1.9 V$ ) for 2000 seconds (a-b), and 6000 seconds (c-d).

resulting stressed device electrical characteristics (I-V and C-V) are then used in look-up table based Verilog-A models for circuit level simulation in Cadence (Spectre).

The output characteristics of conventional and dopingless JLFETs under hot carrier stress ( $V_G = V_D = 1.9V$  for 2000s and 6000s) were obtained from TCAD simulations (solid symbols), as shown in Fig.3 (a-d). The extracted output characteristics through Verilog-A models (open symbols), we have followed the same look-up table based approach in which resulting stressed device electrical characteristics (I-V and C-V) were incorporated, as shown in Fig.3 (a-d). It can be observed that the Verilog-A models follow TCAD simulations very closely for both fresh and stressed devices. For CHC stress of 2000 seconds, conventional JLFET experiences drain current degradation of 20.5 % in contrast to dopingless JLFET of 10.4% for  $V_G = V_D = 1.9 V$ , as shown in Fig.3 (a-b). Degradation in drain current for both devices is mainly occurred due to shift in threshold voltage under CHC stress. However, for lower gate biases both devices experienced less degradation in drain current which is consistent as well as in line of applied electric field.

The time dependent degradation in drain current due to CHC stress was also observed for 6000 seconds, where drain current degradation was slightly higher for both devices, as shown in Fig.3 (c-d). From these transfer characteristics, one can infer that the conventional JLFET experiences higher degradation due CHC stress as compared to its counterpart dopingless JLFET. Higher degradation of drain current in conventional JLFET is due to highly doped channel and high gate work function metal electrode that causes injection of abundant carriers in the drain side oxide region, as a result, significant shift in threshold voltage occurs. However, degradation in drain current of DL-JLFET is comparatively low due to intrinsic channel and lower gate work function metal electrode that leads to reduction in electric field, and thereby ensured high

TABLE I. PERFORMANCE (IN GHZ) OF RING OSCILLATORS (ROs) BASED ON CONVENTIONAL AND DOPINGLESS JLFETs

Stress conditions	Devices (JLFETs)	Supply voltage (V)		
		0.5	0.7	0.9
Without stress	Conventional	2.3	5.4	8.0
	Dopingless	6.1	11.6	16.8
With 2000s	Conventional	0.69	1.8	2.8
	Dopingless	5.0	10.1	15.7
With 6000s	Conventional	0.46	1.2	1.6
	Dopingless	4.5	9.9	15.2

reliability against impact ionization and hot carrier effects.

### III. RESULTS AND DISCUSSION

From above simulations and observations, it can be inferred that the time dependent CHC stress degrades the conventional JLFET drain current more severely than dopingless JLFET. However, projection of this device level drain current degradation to circuit level performance estimation may be difficult, so we have developed a device-circuit co-simulation approach that effectively captures the device electrical characteristics. This approach is computationally efficient and allows simulation of complex circuits. Here, we have considered two benchmark circuits for evaluation of both devices under pre- and post-CHC stress for different time spans. An 11-stage ring oscillator (RO) was designed with both devices by incorporating their Verilog-A models. Fig.4 (a-b) shows the simulated transient (1ns) output characteristics of ROs for dopingless and conventional JLFETs under pre- and post-CHC stress of 2000s. The operating frequency of a conventional JLFET based RO is reduced by the factor of 3.3 in contrast to fresh device (pre-CHC stress), whereas, RO based on dopingless JLFET has insignificant (18%) effect of CHC stress.

Similarly, for a CHC stress of 6000s the performance of conventional JLFET based RO is degraded by  $5\times$  in contrast to fresh device, whereas, RO based on dopingless JLFET has only exhibited a degradation of 26% due to CHC stress, can be seen from Fig.4 (c-d). Table I also summarizes the performance of RO realized with conventional and dopingless JLFETs for pre- and post-CHC stress at different supply voltages. It can be observed that the operating frequency of RO degrades significantly from fresh (pre-CHC) to post-CHC stress of 2000s for both devices. However, for longer time stress (6000s) the performance of RO degraded less due to less shift in threshold voltages. Therefore, degradation in drain current of 20-25% in conventional JLFET and 10-15% in dopingless JLFET have severe impact on the operating frequency of ring oscillator due to CHC stress.

Another benchmark circuit that we have considered is a standard six-transistor static random access memory (SRAM) cell realized with conventional and dopingless JLFETs. For successful realization of any technology node or device structure SRAM cell is crucial circuit designed under several constraints. In this brief, we have only considered the transient analysis of a RO and SRAM cell. However, static analysis of




Fig. 4. Transient output characteristics of ROs based on conventional and dopingless JLFETs. Performance degradation of ROs due to CHC stress condition ( $V_G=V_D=1.9$  V) for 2000s and 6000s, dopingless JLFET based RO (a-c), and conventional JLFET based (b-d).




Fig. 5. Normalized read delay for dopingless and conventional JLFET based SRAM cells at various supply voltages and CHC stresses.




Fig. 6. Normalized write delay for dopingless and conventional JLFET based SRAM cells at various supply voltages and CHC stresses.

SRAM cell is equally important which includes estimation of hold, read, and write static noise margins [9]. So, transient read and write delays performance parameters of SRAM cell were observed under pre- and post-CHC stress conditions of different time spans and supply voltages. The dopingless JLFET based SRAM cell experiences 43% degradation in read delay, whereas, conventional JLFET based SARM cell read delay degraded by 62% for CHC stress of 6000s and supply voltage of 0.5V, as shown in Fig.5 (a-b). Similarly, write delay of SRAM cell based on dopingless JLFET degraded by 32%, and for counterpart SRAM write delay is degraded by 41% for CHC stress of 6000s and supply voltage of 0.5V, as shown in Fig.6 (a-b).

#### IV. CONCLUSION

We observed that the CHC stress causes significant drain current degradation in conventional JLFET as compared to its counterpart dopingless JLFET. The proposed device-circuit co-simulation offers a computationally efficient and accurate way to translate the device level performance degradation to the circuit level. From TCAD and Verilog-A simulations, it is inferred that the initial phase (2000s) of CHC stress is more crucial than the longer one (6000s) for both devices and circuits. Hence, investigated results at circuit level may provide incentives and guidelines for further exploration of dopingless JLFETs.

#### REFERENCES

- [1] Colinge, J.-P.; Lee, C.-W.; Afzal, A.; Akhavan, N. D.; Yan, R.; Ferain, I.; Razavi, P.; O'Neill, B.; Blake, A.; White, M.; Kelleher, A.-M.; McCarthy, B.; Murphy, R., "Nanowire transistors without junctions," *Nature Nanotechnol.*, vol. 5, no. 3, pp.225-229, 2010.
- [2] Chan-Hoon Park; Myung-Dong Ko; Ki-Hyun Kim; Sang-Hyun Lee; Jun-Sik Yoon; Jeong-Soo Lee; Yoon-Ha Jeong, "Investigation of Low-Frequency Noise Behavior After Hot-Carrier Stress in an n-Channel Junctionless Nanowire MOSFET," in *Electron Device Letters*, IEEE, vol.33, no.11, pp.1538-1540, Nov. 2012.
- [3] Chan-Hoon Park; Myung-Dong Ko; Ki-Hyun Kim; Jeong-Soo Lee; Yoon-Ha Jeong, "Investigation on hot carrier effects in n-type short-channel junctionless nanowire transistors," in *Nanotechnology (IEEE-NANO)*, 2012 12th IEEE Conference on, vol., no., pp.1-4, 20-23 Aug. 2012.
- [4] E. Amat et al., "Channel Hot-Carrier degradation under static stress in short channel transistors with high-k/metal gate stacks," *Ultimate Integration of Silicon*, 2008. ULIS 2008. 9th International Conference on, Udine, 2008, pp. 103-106.
- [5] A. Gnudi, S. Reggiani, E. Gnani and G. Baccarani, "Analysis of Threshold Voltage Variability Due to Random Dopant Fluctuations in Junctionless FETs," in *IEEE Electron Device Letters*, vol. 33, no. 3, pp. 336-338, March 2012.
- [6] G. Leung and C. O. Chui, "Variability Impact of Random Dopant Fluctuation on Nanoscale Junctionless FinFETs," in *IEEE Electron Device Letters*, vol. 33, no. 6, pp. 767-769, June 2012.
- [7] Huetting, R.J.E.; Rajasekharan, B.; Salm, C.; Schmitz, J., "The Charge Plasma P-N Diode," in *Electron Device Letters*, IEEE, vol.29, no.12, pp.1367-1369, Dec. 2008.
- [8] Sahu, C.; Singh, J., "Charge-Plasma Based Process Variation Immune Junctionless Transistor," in *Electron Device Letters*, IEEE, vol.35, no.3, pp.411-413, March 2014.
- [9] Sahu, C.; Singh, J., "Potential Benefits and Sensitivity Analysis of Dopingless Transistor for Low Power Applications," in *Electron Devices*, IEEE Transactions on, vol.62, no.3, pp.729-735, March 2015.
- [10] C. Shan, Y. Wang and M. T. Bao, "A Charge-Plasma-Based Transistor With Induced Graded Channel for Enhanced Analog Performance," in *IEEE Transactions on Electron Devices*, vol. 63, no. 6, pp. 2275-2281, June 2016.
- [11] Amat, E.; Kauerauf, T.; Degraeve, R.; Rodriguez, R.; Nafria, M.; Aymerich, X.; Groeseneken, G., "Competing Degradation Mechanisms in Short-Channel Transistors Under Channel Hot-Carrier Stress at Elevated Temperatures," in *Device and Materials Reliability*, IEEE Transactions on, vol.9, no.3, pp.454-458, Sept. 2009.
- [12] Pratap, Y.; Haldar, S.; Gupta, R.S.; Gupta, M., "Localized Charge-Dependent Threshold Voltage Analysis of Gate-Material-Engineered Junctionless Nanowire Transistor," in *Electron Devices*, IEEE Transactions on, vol.62, no.8, pp.2598-2605, Aug. 2015.
- [13] Pratap, Y.; Haldar, S.; Gupta, R.S.; Gupta, M., "Performance Evaluation and Reliability Issues of Junctionless CSG MOSFET for RFIC Design," in *Device and Materials Reliability*, IEEE Transactions on, vol.14, no.1, pp.418-425, March 2014.
- [14] M. H. Han, C. Y. Chang, H. B. Chen, Y. C. Cheng and Y. C. Wu, "Device and Circuit Performance Estimation of Junctionless Bulk FinFETs," in *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1807-1813, June 2013.
- [15] P. Magnone, F. Crupi, N. Wils, H. P. Tuinhout and C. Fiegna, "Characterization and Modeling of Hot Carrier-Induced Variability in Subthreshold Region," in *IEEE Transactions on Electron Devices*, vol. 59, no. 8, pp. 2093-2099, Aug. 2012.