

VLSI Architecture and FPGA Prototyping of a Digital Camera for Image Security and Authentication

Oluwayomi Adamo
oba0002@unt.edu

Saraju P. Mohanty
smohanty@cs.unt.edu

Elias Kougianos
eliask@unt.edu

Murali Varanasi
varanasi@unt.edu

Wei Cai
wc0072@unt.edu

VLSI Design and CAD Laboratory (<http://www.vdcl.cse.unt.edu>)
P.O Box 311366, University of North Texas, Denton, TX 76203

Abstract: Two fundamental operations performed by a digital camera are image capturing and storing. The images are subsequently transmitted in various forms over appropriate media. These images are always vulnerable to various forms of copyright attacks and ownership issues. This paper introduces a digital camera with built-in copyright protection and security mechanism for images produced by it. Since the proposal of the trustworthy digital camera by Friedman [1], significant research has been done in developing algorithms for watermarking and encryption with the aim of using them in digital cameras. However, only few of these efforts are involved with the architectural development of the entire digital camera. Incorporation of encryption and watermarking together in the digital camera will assist in protecting and authenticating image files. In this paper, we present an architecture and a hardware efficient FPGA based watermark module towards the development of the complete digital camera.

1. Introduction

Watermarking is the process whereby a multimedia object is embedded with data, which could be a label, tag or watermark for the purpose of protecting copyrights. On the other hand, cryptography is the process of encrypting and decrypting a message that could be in the form of text, for the purpose of authenticating such a message. Digital watermarking can be divided into four categories: visible, invisible robust, invisible-fragile, and dual [4], [5]. Rapid advancements in the digital computing world have made manipulation and proliferation of digital media relatively easy and common. Today, every picture appearing in newspapers and magazines has been digitally altered to some degree [1]. This brings about the need to secure, copyright protect and authenticate digital media. Therefore, our system comprising of cryptography and watermarking will enhance security and

authentication of digital images. Cryptography will be used to make the image more secure while watermarking will be used mainly for authenticating the image. The difference between watermarking and encryption is that watermarking does not restrict access to the data but encryption does. However, a digital watermark is intended to complement cryptography [2]. As a result, encryption will be used to safeguard the host image in providing a two layers of protection.

2. Digital Still Camera Overview

A block diagram of the proposed digital watermark is shown in Fig. 1.




Fig. 1. Secure digital camera for image security and authentication

In the proposed digital camera, the image is captured by an image sensor and converted to a digital signal by the A/D converter. A CMOS image sensor that has an embedded A/D converter will be used. The captured image is stored temporarily in the scratch memory, after which it is displayed on the LCD panel with the help of

the controller. The purpose of the LCD panel is to enable the user to see the image frame before it is watermarked by the watermarking unit and stored in the camera, which can then be further transmitted over the network, or transferred to flash memory, computer hard drive or optical discs. The controller unit is responsible for controlling the entire sequence of events. Our proposed architecture for the camera design will handle both color and monochrome images. We will use both the invisible-robust [2] and visible [3] watermarking algorithms along with encryption [4] and data compression [5]. The choice of the operations performed on the image is dependent on the user of the camera. The security of our system will be dependent on the encryption module that will be based on the advanced encryption standards (AES) algorithm [6]. We will focus on the structural aspects of the controller, watermarking, encryption, and the JPEG units, to develop the prototype the complete camera. We discuss the implementation of the watermarking unit in this paper and the rest of the units of the camera design are being carried out in our on-going research which will be presented in subsequent publications.

3. Selected Watermarking Algorithm

In this section, we describe the Discrete Cosine Transform (DCT) based visible watermark algorithm. The visible watermarking algorithm proposed in [7] was chosen for implementation towards the development of the secure digital camera. The insertion algorithm is based on the sensitivity of the human visual system. The original image I , and the watermark image W are divided into 8×8 blocks. The DCT coefficient for both I , and W 's 8×8 blocks are calculated using the DCT module. The DCT coefficients of n -th block is represented by $c_{ij}(n)$, where n denotes the position of block in image I . The mean gray value for each of the blocks of the original image is calculated using Eqn. 1, where c_{00} is the DC coefficient of block n .

$$\mu_n = c_{00}(n). \quad (1)$$

The normalized mean gray value of block n is calculated using Eqn. 2 as follows with where $c_{00\max}$ is the maximum value of $c_{00}(n)$:

$$\mu'_n = c_{00}(n)/c_{00\max}. \quad (2)$$

The normalized mean gray value of the image I is calculated using:

$$\mu' = (1/N) \sum_{n=1}^N c_{00}(n), \quad (3)$$

where N is the total number of 8×8 blocks in the image I . The variance of AC-DCT coefficients is calculated using Eqn. 4:

$$\sigma_n = (1/64) \sum_i \sum_j (c_{ij} - \mu_{nAC})^2, \quad (4)$$

where μ_{nAC} denotes the AC DCT coefficients.

If α_n and β_n are the scaling factors, then the DCT coefficient of original image (c_{ij}) and DCT coefficient of watermark image (w_{ij}) are merged block-wise to obtain the watermarked image as follows:

$$c'_{ij}(n) = \alpha_n c_{ij} + \beta_n w_{ij}(n) \quad n = 1, 2, \dots \quad (5)$$

The scaling factors for each block are computed using:

$$\begin{aligned} \alpha_n &= \sigma'_n \exp.(-\mu'_n - \mu')^2) \\ \beta_n &= (1/\sigma'_n)(1 - \exp.(-(\mu'_n - \mu')^2)) \end{aligned} \quad (6)$$

4. Architecture of the Watermarking unit

The architecture of the visible watermark algorithm will be discussed in this section. The block diagram of the architecture of the watermarking unit is shown in Fig. 2.




Fig. 2. Architecture of watermarking unit

The watermarking unit is composed of several modules, such as DCT, perceptual analyzer, edge detection, scaling factor, insertion, row and column address decoder, registers and controller. The DCT module calculates the DCT coefficients of host and watermark images before they are stored in the scratch memory. The controller governs the operations of all the other modules and the data flow in the watermarking unit. Address decoders are

The insertion module (Fig. 7) serves the purpose of inserting the watermark into the original image. Insertion is carried out using the values provided by the

edge detection, and the scaling factor modules. This module is made of two multipliers and an adder for evaluating Eqn. 5. The architecture for the insertion module is shown below.




Fig. 7. Insertion module

4.7. Control Unit

The controller has 7 states, Init, S0, S1, S2, S3, S4 and S5 as shown in Fig. 8. The state 'Init' represents the initial state. There is no transition to state S0 unless the start button is pressed. In state S0, the image pixel is written to the appropriate RAM. The image pixels are then read from the RAM for DCT operation to be performed on the pixels in state S1. The resultant DCT coefficients are written back to the RAM in state S2. The DCT coefficients are then read from the RAM in state S3 for the purpose of performing the watermarking operation. In state S4 the watermarked pixels are written back to the RAM waiting for it to be read by the next unit. The state machine has an enable output that becomes one when the watermark operation is complete.




Fig. 8. Finite state machine of the controller

5. FPGA Based Simulation and Prototyping

The chip was modeled using VHDL and the functional simulation was carried out using Modelsim XE III 6.0a tools. The VHDL code was compiled using Xilinx ISE 8.1i. The synthesis of the chip was carried out using VIRTEX-II technology with xc2v500-6fg256 target device. The RTL schematic that was obtained with the aid of the ISE 8.1i is shown in Fig. 9, and the timing simulation that was obtained with the aid of Modelsim is shown in Fig. 8. The synthesis result and timing report is also presented in Table 1. The cell usage is also shown in Table 1 and it represents all the logical cells that are basic elements of the technology. The minimum period is the timing path from a clock to another clock in the design.





TABLE 1
Synthesis Summary



6. Conclusions and Future research

References