

A Low-Cost Mixed Clock Generator for High Speed Adiabatic Logic

Zhou Zhao, Ashok Srivastava, Lu Peng Division of Electrical and Computer Engineering Louisiana State University Baton Rouge, LA 70803, U.S.A. {zzhao13, eesriv, Ipeng}@lsu.edu Saraju P. Mohanty Department of Computer Science and Engineering University of North Texas Denton, TX 76207, U.S.A. saraju.mohanty@unt.edu

Introduction

- Adiabatic logic is one of effective methods of low power VLSI design. The essence of adiabatic logic includes lowering charging speed and clocked power supply, both of which can reduce power dissipation to a large degree.
- How to drive adiabatic logic using clocked power decides the performance of following system.
- Currently mainstream adiabatic systems need four-phase clocked power to achieve energy recovery and correct data flow.
- Most of well used clock blocks are built by integrating passive devices, such as tank capacitor, LC oscillator, which occupy more chip area. The mismatch of dimensions also will largely degrade the accuracy of frequency.
- In using TSMC 180nm fabrication process, we propose a novel mixed clock generator with low cost.

Major Contributions

- We mathematically analyzed the slow charge and three types of clocked powers used for adiabatic logic in the view of power dissipation.
- Based on the mainstream designs of clocked power, we propose a novel mixed clock generator without passive devices, driven by a single sinusoidal signal.
- The novel clock generator includes four-phase source, switch controller and clock MUX, all of which are designed in digital IC block.
- We used SPICE simulation (TSMC 180nm) to demonstrate the feasibility of our design. The test shows that below 600MHz, the proposed design has negligible signal attenuation with low power dissipation.





system in 180nm CMOS.