Embedding Low Cost Optimal Watermark During High Level Synthesis for Reusable IP Core Protection

> Anirban Sengupta, Saumya Bhadauria Computer Science and Engineering Indian Institute of Technology, Indore, India Email: <u>asengupt@iiti.ac.in</u>

Saraju P. Mohanty Computer Science and Engineering University of North Texas, USA Email: <u>saraju.mohanty@unt.edu</u>

05/24/2016



Indian Institute of Technology Indore भारतीय प्रौद्योगिकी संस्थान इंदौर



## Outline of this Presentation


- Introduction
- Proposed methodology
- Proposed particle-swarm based approach for optimal watermark generation
- Proposed method for signature detection
- Properties of watermark generated
- Experimental results





#### Intellectual Property (IP) Core ...

- Consumer Electronics is realized as SoC for low-power, low-cost and high performance requirements.
- Consumer Electronics SoC design challenges include:
  - Lower Cost, Lower Design Cost, and Shorter Time-to-Market



- IP cores based system design is used to meet the challenges
- IP cores (often supplied by third party vendors)
  - Maximize design productivity, minimize design time


3


05/24/2016



#### Intellectual Property (IP) Core

An IP Core is a reusable unit of logic, block, component, cell, or layout design that is developed for licensing to multiple vendors to use as building blocks in different system designs.







05/24/2016

Indian Institute of Technology Indor भारतीय प्रौद्योगिकी संस्थान इंदौर


#### IP Core based Design and Manufacturing

- Due to globalization of design supply chain, possibility of intervention and attacks on IP cores is on the rise
  - $\rightarrow$  mandates protection of IP cores from piracy/counterfeiting even at early stage of design flow





### Selected Solutions for IP Protection



## One Solution of IP - Watermarking



- Watermarking has been widespread use in other disciplines: currency, bank checks, multimedia content, etc. It is a natural thinking that watermarking can be deployed for hardware/software IP protection.
- This paper presents a technique for generating low cost watermarking solution during HLS based on multi-variable signature encoding for protection of reusable IP cores.
- Embedding a robust watermark at a high abstraction level (such as behavioral) can serve as a line of defense against:
  - Attacks
  - Nullifying false claim of ownership
  - Protecting the value of a usable IP core


05/24/2016





#### Watermarking for Hardware IP Protection

A watermark is a signature of the owner embedded in a IP core.



#### • A watermark:


- should be capable to identify the owner/creator of the design
- should be robust and difficult to remove
- should be resilient against attacks like: ghost signature and tampering
- should have minimal embedding cost to obtain the watermarked design
- should be embedded in the IP design with minimal computation effort
- should be easy to detect signature at the genuine receivers end for the receiver who has full knowledge of the signature encoding rule



#### Watermark – At High-Level – Prior Works

- Limited literature on watermarking for IP protection at the highlevel or behavioral synthesis phase of IP design cycle.
- Hong-2005 [1]: A combination of 0 and 1 is used to encode signature in the form of adding additional edges in the colored interval graph during HLS.
- Gal-2012 [10]: Presented a watermarking based on mathematical relationships between numeric values as inputs and outputs at specified times.
- Drawbacks of existing works:
  - signature is susceptible to attacks/compromise, if encoding rule of both the variable is known.
  - watermark has high embedding cost and high storage overhead.
- To advance the state-of-the art, this current paper presents a cost optimal watermark based on robust multi-variable signature encoding during HLS for reusable IP core protection.





### Proposed Watermarking ...

#### **Process for embedding watermark in the design**


- Schedule the CDFG based on resource configuration provided.
- Create the colored interval graph to find the minimum number of registers required for allocation.
- Generate a controller based on colored interval graph.
- Sort storage variables as per their number in increasing order.
- Generate a desired signature in the form of random combination of a tuple comprising of (*i*, *I*, *T*, *!*). Each variable of the generated signature maps onto a certain edge pair:
  - i = encoded value of edge with node pair as (prime, prime)
  - I = encoded value of edge with node pair as (even, even)
  - T = encoded value of edge with node pair as (odd, even)
  - ! = encoded value of edge with node pair as (0, any integer)



#### Proposed Watermarking ...

#### **Process for embedding watermark in the design**

- Build a list *L*[*k*] of additional edge pairs corresponding to its encoded values by traversing the sorted nodes.
- Insert additional edges as watermark in colored interval graph if a node is not already present in the graph.
- Modify controller design on the basis of created watermark.




Control	Red	Blue	Green	Yellow
Step (c.s)	( <b>R</b> )	<b>(B</b> )	(G)	(Y)
0	v0	v1	v2	v3
1	v4	v5	v6	v7
2	v8	v9	v6	v10
3	v11	v12	v13	
4	v14	v12	v15	
5	v16	v12	v15	
6	v17		v15	

Controller for register allocation before embedding watermark


05/24/2016

Indian Institute of Technology Indore भारतीय प्रौद्योगिकी संस्थान इंदौर

#### **Proposed Watermarking**



Colored Interval Graph for the scheduling



Colored Interval Graph with additional edges (watermarking constraints) colored in grey

Desired	Corresponding additional				
signature	edges to add in the				
(7-digit)	colored interval graph				
i	(2,3)				
i	(2, 5)				
Ι	(2, 4)				
Ι	(2, 6)				
Т	(1, 2)				
Т	(1, 4)				
!	(0, 1)				

Signature and its decoded meaning

Control	Red	Blue	Green	Yellow
Step (c.s)	<b>(R</b> )	<b>(B</b> )	(G)	<b>(Y</b> )
0	v0	v1	v2	v3
1	v4	v5	v7	vб
2	v8	v9	v10	vб
3	v11	v12	v13	
4	v14	v12	v15	
5	v16	v12	v15	
6	v17		v15	

Controller for register allocation after embedding watermark




ndian Institute of Technology Indore मारतीय प्रौद्योगिकी संस्थान इंदौर

# Motivation for Design Space Exploration (DSE) of Optimal Watermark

- Every solution impacts the latency and hardware area in a different way.
- Choosing a solution without performing trade-off affects the latency and area of the final IP core design.
- Before deciding a solution for inserting a watermark that yields lowest cost, many factors have to be considered.
- DSE process helps in identifying an optimal watermarked solution, which satisfies the user specified upper bounds of latency and hardware area as well as ensures that a low cost solution is found.



#### Proposed Particle Swarm Optimization (PSO) driven DSE for Optimal Watermark




05/24/2016

Indian Institute of Technology Indore भारतीय प्रौद्योगिकी संस्थान इंदौर

## Proposed Optimization Methodology

#### **Problem Formulation**

• Given a control data flow graph (CDFG), determine, optimal watermarked solution  $(X_i) = N(R_1), N(R_2), \dots N(R_D)$ 



*w* is # of watermarking constraint generated corresponding to a signature  $A_T$  and  $L_T$  are area and delay of watermarked solutions  $A_{max}$  and  $L_{max}$  correspond to solutions with maximum area and delay in the design space  $W_1$ ,  $W_2$  are the user defined weights, e.g. both 0.5 for equal weightage

 $N(R_D)$  is the number of a resource type  $R_D$ 


05/24/2016





## Watermark Signature Detection

- Reverse Engineering
- Signature Verification



### Properties of Watermark Generated

- Minimization of embedding cost
  - A solution is generated through PSO-driven exploration which considers minimization of hardware area and latency
- Resiliency against attacks
  - Generated watermark is based on multi-variable (4 variables) signature encoding and RSA encryption therefore, it is resilient against attacks
- Fault Tolerance
  - The watermarking constraints are distributed throughout the design
- Watermark creation time and signature detection time
  - Time taken to embed a watermark is less



#### Results and Analysis : Cost

TABLE I: Comparison of proposed watermarking approach with [1](# of watermark constraint (w) = 15)

Benchmark	Proposed Watermarked Solution		Waterm Solution		Cost of Watermarked Solution	
	FU's	Registers	FU's	Registers	Proposed	[1]
DWT	1(+), 3(*)	6	2(+), 3(*)	5	-0.01	0.04
ARF	2(+), 4(*)	8	4(+), 2(*)	8	-0.21	0.02
MPEG	2(+), 5(*)	14	3(+), 7(*)	14	-0.44	-0.36
IDCT	4(+), 2(*)	8	4(+), 2(*)	8	0.08	0.08
MESA	3(+), 8(*)	48	9(+), 16(*)	48	-0.49	-0.38

05/24/2016



T

#### **Results and Analysis :** Probability of Coincidence

TABLE III: Measuring probability of coincidence (P<sub>c</sub>) as strength of watermark Note: S(NW) = # of storage hardware in non-watermarked solutions

Benchmark	# of storage variables	S(NW)	P <sub>c</sub>				
			# of watermarking constraints (w)				
			15	30	60	120	
DWT	22	5	0.03	1.23 x 10 <sup>-3</sup>	1.53 x 10 <sup>-6</sup>	2.3 x 10 <sup>-12</sup>	
ARF	36	8	0.13	0.01	3.3 x 10 <sup>-4</sup>	1.09 x 10 <sup>-7</sup>	
IDCT	50	8	0.13	0.01	3.3 x 10 <sup>-4</sup>	1.09 x 10 <sup>-7</sup>	
MESA	139	48	0.72	0.53	0.28	0.07	
MPEG	42	14	0.32	0.10	0.01	1.37 x 10 <sup>-4</sup>	

 $P_{c} = (1 - 1/c)^{w}$ 

where

 $P_c$  = the probability of coincidence (the probability of generating the same colored solution with the signature),

c = number of colors used,


w = # of watermarking constraints

(strength of the signature in terms of # of digits used).




### Results and Analysis : Delay Vs Area

Tradeoffs for a specific design



05/24/2016



24

#### **Conclusion and Future Research**

- A novel solution to the protection of reusable IP core through a low cost robust watermarking solution embedded during register allocation step in high level synthesis is presented.
- We plan to work on architecture-level synthesis based obfuscation technique, IP trust, process variation awareness, and fault tolerance.





#### References

- 1. I. Hong and M. Potkonjak, F. Koushanfar, I. Hong, and M. Potkonjak, "Behavioral Synthesis Techniques for Intellectual Property Protection," *ACM Trans. Des. Autom. Electron. Syst.*, July 2005, 523–545.
- 2. I. Hong and M. Potkonjak, "Behavioral synthesis techniques for intellectual property protection," *in Proc. of the 36th Design Automation Conference*, 1999, pp. 849–854.
- 3. S. Meguerdichian and M. Potkonjak, "Watermarking while preserving the critical path," *in Proc. of 37th ACM/IEEE DAC*. 2000, pp.108–111.
- 4. A. L. Oliveira, "Techniques for the creation of digital watermarks in sequential circuit designs," *IEEE Trans. on CAD*, Vol. 20, No. 9, 2001, pp.1101–1117.
- 5. E. Charbon, "Hierarchical watermarking in IC design," in *Proc. of IEEE Custom Integrated Circuits Conf.*, 1998, pp. 295–298.
- 6. A. Sengupta, V. K. Mishra, "Swarm Intelligence Driven Simultaneous Adaptive Exploration of Datapath and Loop Unrolling Factor during Area-Performance Tradeoff ", *Proc. IEEE Symp. on VLSI*, 2014, pp. 106 112.
- 7. D. L. Irby, et al., "Placement watermarking of standard-cell designs in Mixed-Signal Design," in *Proc. of the SSMSD*, 2001, pp. 116–120.
- 8. S. P. Mohanty, et al., "Datapath Scheduling Using Dynamic Frequency Clocking", in *Proceedings of the IEEE Computer Society Annual Symposium on VLSI*, 2002, pp. 58-63.
- 9. A. Sengupta and S. Bhadauria, "Untrusted Third Party Digital IP cores: Power-Delay Tradeoff Driven Exploration of Hardware Trojan Secured Datapath during High Level Synthesis", *Proceedings of 25th Great Lake Symposium on VLSI (GLSVLSI)*, 2015, 167 – 172.
- 10. B. Le Gal and L. Bossuet, "Automatic low-cost IP watermarking technique based on output mark insertions", *Design Automation of Embedded Systems*, vol. 16, no. 2, pp. 71–92, June 2012.

26

05/24/2016

