

Architectural and Layout Level Optimization of Performance Centric 3D Nanosystem Design


Prasun Ghosal^{†‡}, Saraju P. Mohanty[‡]

[†]Indian Institute of Engineering Science and Technology (formerly Bengal Engineering and Science University), Shibpur, India

[‡]NanoSystem Design Laboratory (<http://nsdl.cse.unt.edu>), University of North Texas, USA. Email: prasun@ieee.org, saraju.mohanty@unt.edu


ABSTRACT

As classic CMOS based integrated circuits hit technology and performance walls, network-on-chip (NoC) and 3D integration have been evolved to provide sustainable solutions. Our current research is geared to contribute towards performance centric 3D nanosystem design with architecture and layout optimizations while reducing power dissipation. It has three key aspects. First, architectural optimization of performance centric NoC design. Different topologies like SD2D, L2STAR, FL2STAR, and Hybrid have been developed with underlying cost efficient, deadlock free routing mechanisms. Second, performance centric layout design optimization algorithms for 3D ICs. Partitioning, placement, global routing of 3D ICs have been addressed and different multi-objective cost efficient design solutions have been developed. Solutions have been proposed for: (1) area, and through silicon via (TSV) aware 3D partitioning, (2) thermal, wirelength, and TSV aware 3D placement, and (3) thermal and congestion aware 3D global routing. Lastly, amalgamation of these 3D and NoC technologies to develop cost efficient 3D NoC architecture to combine benefits of previous two to offer an unprecedented performance gain. A new scalable 3D topological NoC is designed based on butterfly fat tree (BFT) topology with an efficient table based uniform routing. Designed global routing solution for 3D ICs, FuzzRoute, achieves balanced superiority in terms of routability, runtime, and wirelength over Labyrinth, BoxRouter 2.0, and FGR with 91.81%, 86.87%, and 32.16% improvement in routing time respectively and up to 17.35% in wirelength. In case of 3D NoC, BFT based topological solution has significant latency improvements of 43-89%, 83-88%, 46-96%, and 31-95% over mesh, torus, butterfly, and flattened butterfly, respectively.




SD2D [1]

For MxN size (both multiple of 2)
Number of nodes = $(M \times N)$
Diameter = $\text{Max}(M, N)$
Bisection width $\leq 2 \times \text{Min}(M, N)$
Node degree = $\text{Min } 3, \text{Max } 7$
Scalable, deadlock free
Static, irregular, case wise high latency





FL2STAR [3]

For MxN size (both multiple of 3)
Number of nodes = $(M \times N)$
Diameter = $((\text{Max}(M, N) - 3)/3) + ((\text{Min}(M, N)/3 - 3) + 4)$
Bisection width = $2 \times \text{Min}(M, N)$
Node degree = $\text{Min } 3, \text{Max } 9$
Scalable, regular, deadlock free, fault tolerant
Less adaptive, selective faults



Hybrid [4]

For MxM size ($M = 2^m$)
Bisection width = $M + 4$
Max node degree of non-leaf router = 7
Of leaf router = 9, 6 for $N = 4, 1$
Max no IP cores connected to a network = $M \times M \times N$
Scalable, regular, deadlock free, low latency, high throughput




Performance Centric Cost Efficient 3D Nanosystem Design

NoC


High performance cost efficient 3D NoC architecture by Amalgamation

Architectural optimization of performance centric NoC design




Performance centric layout design optimization algorithms for 3D ICs


3D IC



FuzzRoute [11]






3D NoC



REFERENCES

1. SD2D: A Novel Routing Architecture for Network-on-Chip, ISED 2012.
2. L2STAR: A Star Type Level-2 2D Mesh Architecture for NoC, IEEE PrimeAsia 2012.
3. FL2STAR: A Novel Topology for On-chip Routing in NoC with Fault Tolerance and Deadlock Prevention, IEEE CONECT 2013.
4. A Performance Enhancing Hybrid Locally Mesh Globally Star NoC Topology, GLSVLSI 2014.
5. Partitioning in 3D ICs: A TSV Aware Strategy with Area Balancing, IEEE ICDCS 2012.
6. Thermal Aware Placement of Standard Cells and Gate Arrays: Studies and Observations, IEEE CS ISVLSI 2008.
7. Minimizing Thermal Disparities During Placement in 3D ICs, IEEE CSE 2010.
8. Thermal Aware Placement in 3D ICs, ARTCOM 2010.
9. A Fuzzified Approach Towards Global Routing in VLSI Layout Design, FuzzIEEE 2013.
10. A Thermal and Congestion Driven Global Router for 3D Integrated Circuits, IEEE TechSym 2014.
11. FuzzRoute: A Method For Thermally Efficient Congestion Free Global Routing in 3D ICs, IEEE CS ISVLSI 2014 (communicated).
12. A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing, IEEE CS ISVLSI 2014 (communicated).



3D-NoC-BFT [12]



A green light to greatness



UNT