

A Performance Enhancing Hybrid Locally Mesh Globally Star NoC Topology

Tuhin Subhra Das[†], Prasun Ghosal^{†‡}, Saraju P. Mohanty[‡], Elias Kougianos[‡]

[†] Indian Institute of Engineering Science and Technology, Shibpur (www.becs.ac.in), Howrah 711103, WB, India

[‡] NanoSystem Design Laboratory (<http://nsdl.cse.unt.edu>), University of North Texas, Denton, TX 76203, USA


Email: tuhinbcrec@gmail.com, prasun@ieee.org, saraju.mohanty@unt.edu, eliask@unt.edu

AT A GLANCE

- Rapid decrease in size in CMOS technology → severe challenges to classical design technology for convergence towards subatomic dimension
- Necessity of portable high end communication system by market continues
- Network-on-Chip (NoC) has come up as a sustainable solution for SoC, MPSoC, and, large scale CMP based designs.
- NoC provides a massively parallel communication intensive architecture for future large scale SoC design for high performance
- Underlying network interconnection architecture (topology), router architectural design, and routing policy play important roles towards the overall system performance enhancement


Problems in Bus Based SoC

- Challenge in integrating different silicon IPs on the same IC
- Concurrent communication is not possible in shared bus system
- More components increase → loading increases → further drop of speed, and increase in power consumption



PROPOSED TOPOLOGY

Proposed Hybrid Locally Mesh Globally Star (HLMGS) NOC Topology




TOPOLOGY METRICS

Proposed Hybrid NOC Topology

Important parameters of an $M \times M$ sized proposed architecture are as follows (where, $M = 2^m$ for $m = 2, 3, 4, \dots, n$.)

Bisection width = $M + 4$
 Maximum node degree of non-leaf router = 7
 Maximum node degree of leaf router = 9, when $N = 4$
 Maximum node degree of leaf router = 6, when $N = 1$
 Maximum number of IP cores connected to a network = $M \times M \times N$
 Where, N represents the numbers of IP core connected to each leaf level router.



EXPERIMENTAL RESULTS


- Simulated result on important performance centric parameters like packet delay, throughput, packet drop ratio has been calculated and compared with Mesh topology, and with some other hybrid topology viz. SD2D[2], L2STAR [3], and Diametrical 2D Mesh[4] topology

$$\text{Average link delay} = \frac{\sum_{k=0}^n (\text{Average delay of each commodity})}{n};$$

Where, n signifies total no. of commodity

$$\begin{aligned} \text{Average commodity delay} &= \frac{\sum_{k=0}^p (\text{Time stamp of data packet received at sink} \\ &\quad - \text{Time stamp of data packet sent at source})/p; \end{aligned}$$

Where, p signifies the total no. of packet received by sink





Observed latency of proposed 8x8 sized topology:

- Latency benefit of 62% over 2D Mesh
- 44% over Diametrical 2D Mesh
- 30% over SD2D and L2STAR

EXPERIMENTAL RESULTS

$$\text{Throughput} = \frac{\text{Total _ packets / flits _ received _ in _ by _ sink} / \text{Total _ time}}{\text{Number _ of _ commodity}}$$



Throughput of proposed 8x8 sized topology:

- 55% throughput gain over simple Mesh
- 28% over Diametrical 2D Mesh
- 20 % gain over SD2D and L2STAR

Throughput of proposed 12x12 sized topology:

- HLMGS has 42% gain over Mesh
- 32% over Diametrical 2D Mesh
- 27% over L2STAR and 14% over SD2D

CONCLUSION & FUTURE WORK

- Proposed topology improves system performance in terms of latency and throughput
- Future works may be extended to minimize this area overhead as well as reduction of channel contention
- Observed result may be verified further by other NoC specific simulator to prove novelty of the proposed work
- System performance can be improved further by forwarding packets in some congestion aware dynamic way

REFERENCES

- [1] Song, Z.; Guangsheng Ma; Song, D., "Hierarchical Star: An Optimal NoC Topology for High-Performance SoC Design," Computer and Computational Sciences, 2008. IMSCCS '08. International Multisymposiums on , vol., no., pp.158,163, 18-20 Oct. 2008
- [2] Prasun Ghosal, and Tuhin Subhra Das, "Network-on-chip Routing Using Structural Diametrical 2D Mesh Architecture", In proceedings of Third International Conference on Emerging Applications of Information Technology (EAIT 2012), Kolkata, India, Nov 29 - Dec 01, 2012, pp. 471-474
- [3] Prasun Ghosal, and Tuhin Subhra Das, "L2STAR: A Star Type Level-2 2D Mesh Architecture for NoC", In proceedings of IEEE Asia-Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia 2012), BITS-Pilani, Hyderabad Campus, India, Dec 05-07, 2012
- [4] M. Reshadi, A. Khademzadeh, A. Reza, and M. Bahmani, "A Novel Mesh Architecture for On-Chip Networks", D & R Industry Articles, <http://www.design-reuse.com/articles/23347/on-chip-network.html>
- [5] Suboh, S.; Bakhouya, M.; Gaber, J.; El-Ghazawi, T., "Analytical modeling and evaluation of network-on-chip architectures," High Performance Computing and Simulation (HPCS), 2010 International Conference on , vol., no., pp.615,622, June 28 2010-July 2 2010



A green light to greatness™



UNT