# Comparative Analysis of Double Gate FinFET Configurations for Analog Circuit Design

Dhruva Ghai and Garima Thakral Oriental University, Indore, India. Email: dhruvaghai@orientaluniversity.in, garimathakral@oriental.ac.in

# Abstract

• The double gate (DG) FinFET gives rise to a rich design space using various configurations of the gates.

• We compare the DG FinFET parameters including transconductance (gm), output resistance (r0), open-circuit gain (gm × r0), transition frequency (fT) including the most important issue, "nanoscale variability" which are important for analog design.

• These configurations for a fully depleted SOI DG FinFET are analyzed: shorted-gate, independent-gate, and low-power, for both subthreshold inversion and strong operations.

•Using the results obtained, we present guidelines for DG FinFET based analog design.

# Introduction

Three configurations are identified: shortedgate (SG) mode, low-power (LP) mode and independent gate (IG) mode.

In the SG mode, the front and back gates are tied together.

back gate is grounded.

The LP-mode applies a reverse bias voltage

FinFET configurations for analog designs.



















Saraju P. Mohanty

University of North Texas, Denton, TX 76203.

Email: saraju.mohanty@unt.edu.

m			$r_0$			$f_T$	
σ	$c_v = \frac{\sigma}{\mu}\%$	μ	σ	$c_v = \frac{\sigma}{\mu}\%$	μ	σ	$c_v = \frac{\sigma}{\mu}\%$
/1 μS	1.30	8.51 kΩ	177.79Ω	2.08	207.23 GHz	11.06 GHz	5.33
4 µS	3.17	24.91 kΩ	$1.17 \mathrm{k}\Omega$	4.69	198.46 GHz	7.58 GHz	3.82
V4 μS	14.31	72.08 kΩ	13.54kΩ	18.78	148.68 GHz	5.03 GHz	3.38



	10			JT		
%	μ	σ	$c_v = \frac{\sigma}{\mu} \%$	μ	σ	$c_v = \frac{\sigma}{\mu} \%$
	105.68 kΩ	1.99 kΩ	1.88	100.68 GHz	6.53 GHz	6.49
	541.07 kΩ	11.64 kΩ	2.15	57.21 GHz	1.22 GHz	2.13
}	3.79 MΩ	736.47 kΩ	19.43	11.51 GHz	2.16 GHz	18.77

gion	Gain	Speed	Variability	Configuration
reshold	High	Low	High	LP
reshold	Medium	Medium	Medium	IG
reshold	Low	High	Low	SG
inversion	High	Low	High	LP
inversion	Medium	Medium	Medium	IG
inversion	Low	High	Low	SG