Fast Analog Design Optimization using Regression based Modeling and Genetic Algorithm: A Nano-CMOS VCO Case Study

Dhruva Ghai and Garima Thakral Email: dhruvaghai@orientaluniversity.in, garimathakral@oriental.ac.in Oriental University, India.

Abstract

•*This work presents a novel design flow* for constrained optimization of nano-CMOS analog circuits.

•Proposed analog design flow combines polynomial-regression based models and genetic algorithm for fast optimization..

•Power minimization in a 50nm CMOS starved voltagebased current controlled oscillator (VCO) is carried out, while treating oscillation frequency as a performance constraint.

• The goodness-of-fit of the models is evaluated using SSE, RMSE and R^2 . • The flow achieved 21.67% power savings, with a constraint of frequency \geq 100 MHz.

Introduction

• Modern analog integrated circuit (IC) optimization problems are highly complicated and involve minimizing a cost function subject to certain constraints. •Multivariant technique is implemented to understand constrained optimization in this research.

•In most analog design situations, a designer must make trade-offs between behavioral requirements, conflicting dealing with functions that are often nonlinear, such as power consumption and frequency of a VCO.

•Optimizing design two or more while subjecting design objectives variables or performance metrics to constraints has been aimed for multiobjective optimization

•Polynomial regression model is an x abstracted model of the netlist which enables a fast design space search. It can be used as an alternative to the exhaustive search of the actual circuits design space.

•The goodness-of-fit of the models is evaluated using SSE, RMSE and R^2 . Using these models, we form a constrained optimization problem which is solved using genetic algorithm. •The model can also be used in a variety of tools, such as MATLAB, and is language independent and can be used in a flexible fashion.



The input to the proposed design flow is a baseline design of circuit. This is one time manual design step. At this stage a netlist is sufficient for the design flow.







Proposed Optimization Flow for Nano-CMOS VCO







Saraju Mohanty Email: saraju.mohanty@unt.edu University of North Texas, Denton, TX 76203.

•A polynomial regression model assisted constrained multiobjective optimization has been carried out on a 50nm VCO for simultaneous frequency and power optimization. •It was observed that a model based approach is beneficial as it is faster than optimizing the

•As part of future research, regression based models will be developed, taking into account supply sensitivity, temperature sensitivity, process variation and parasitics. •VCO performance parameters other than power and frequency, such as phase noise, tuning linearity will also be considered.

Constrained Optimization using GA

 $|100 \times 10^6 - Frequency_{VCO} \leq 0,|$

 $100 nm \le x \le 1 \mu m$

Where cost function is $g(x)=Power_{VCO}$ and constraint function is $h(x) = 100 \times 10^{6}$ -Frequency_{VCO}. The lower and upper bounds for the design variable set $x = [Wp, Wn]^T$ are 100nm and 1µm respectively. The cost function is minimized through a Genetic

•Input: Cost function g(x), constraint function h(x), 100nm $\leq x \leq 1 \mu m$, design solution set x.

•Assign x_{opt} to transistors in VCO and recreate the design using the new parameters.

Comparison of objectives in baseline and optimized VCO

W _n	PowerVCO	Frequency _{VCO}
500nm	60µW	111.4MHz
434nm	41µW	105.4MHz
ng and Futura Work		

Conclusions and Future Work

