Metamodel-Assisted Fast and Accurate Optimization of an OP-AMP for Biomedical Applications

G. Zheng¹, S. P. Mohanty², and E. Kougianos³ NanoSystem Design Laboratory (NSDL, http://nsdl.cse.unt.edu) University of North Texas, Denton, TX 76203, USA.^{1,2,3}


> Presenter: Geng Zheng University of North Texas Email: gengzheng@my.unt.edu

Acknowledgment: This research is supported in part by NSF awards CNS-0854182 and DUE-0942629 and SRC award P10883.










Traditional Top-down Approach








Traditional Top-down Approach

The high-level model is not a high-fidelity model









Three-Step Bottom-Up Flow

Metamodel-assisted optimization flow are proposed



Op-Amp Schematic




30 transistors, 90 nm CMOS, 1-V VDD





Polynomial Op-Amp Metamodel

The op-amp characteristics are estimated using POlynomial Metamodel (POM)








Op-Amp POM Generation


The goal is to find the coefficients for the polynomials





Op-Amp Optimization

The power is to be minimized with other performance metrics as constraints








Cuckoo Search Optimization

The Cuckoo Search algorithm provides high converge



Optimization Results

*** POM-assisted optimization is much faster**


Performance	Constraint	Optimal _{POM}	Optimal _{SCH}
A_0 (dB)	> 43	56.4	52.8
BW (kHz)	> 50	58.9	85.5
PM (degree)	> 70	84.4	87.7
SR (mV/ns)	> 5	7.1	8
Objective			
P_D (μ W)	~ 65	65.5	68.1
D C			
Performance		Optimal _{SCH}	Optimal _{POM}
Power Reduction		×3.71	×3.86
Number of iterations		1200	1200
Computation Time		12.5 h	2.6 s
Normalized Speed		1	×17120





Meta-macromodeling

 Parametrized op-amp macromodel with the parameters estimated using POMs is constructed in Verilog-AMS (Verilog-AMS-POM)




- The parameters are computed in Verilog-AMS **initial** block
- The transfer function is implemented using laplace_nd() function
- The op-amp Verilog-AMS-POM can be used in system-level simulations






SPICE vs Verilog-AMS-POM

***** AC analyses



SPICE vs Verilog-AMS-POM

Transient analysis





Conclusions

The proposed bottom-up optimization flow mitigates the flaw of the top-down approach

Ultra-fast block-level op-amp optimization is achieved by using POMs

Op-amp Verilog-AMS-POM has been constructed for accurate and efficient systemlevel optimization







Thank You!!!





08/21/2012