# Unified Challenges in Nano-CMOS High-Level Synthesis

Saraju P. Mohanty Dept of Computer Science and Engineering University of North Texas Email-ID: <u>saraju.mohanty@unt.edu</u> Homepage: <u>http://www.cse.unt.edu/~smohanty/</u>





**Unified Challanges in Nano-CMOS HLS** 



# **Outline of the Talk**

- Introduction
- Issues in Nano-CMOS
- Challenges in The Context of HLS
- Proposed Techniques in Current Literature
- Conclusions





### Introduction

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



### **VLSI Trend**









**Unified Challanges in Nano-CMOS HLS** 

UNIVERSITY OF NORTH TEXAS Discover the power of ideas

### **VLSI Trend : CPU**

- Core 2 Duo has 291M transistors (2006).
- Core 2 Duo T5000/T7000 series mobile processors, called Penryn uses 800M of 45 nanometer devices (2007).



#### Core 2 Quad: (2006)





**Unified Challanges in Nano-CMOS HLS** 

Source: http://www.gearfuse.com/



### **VLSI Trend : GPU**



Source: GPU Gems 2

UNIVERSITY OF NORTH TEXAS Discover the power of ideas

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 

# **VLSI Trend : Salient Points**

Increased Complexity: 340 Billion transistors manufactured in 2006.

(World population 6.5 Billion!)

- **High Power Dissipation**: Power dissipation per transistor has reduced, but power dissipation of overall chip increasing.
- Increased Parallelism with Multicore Architecture: To archive highest performance multiples have been put together in the same die.
- Smaller Process Technology: Use of smaller nanoscale CMOS technology, 32*nm* node and high-κ CMOS.
- Reduced Time-to-market: For competitiveness and profit.





### High-Level Synthesis : An Effective Approach

- High-level synthesis (HLS) is defined as the translation from behavioral hardware description of chip to its register-transfer level (RTL) structural description.
- Allows exploration of design alternatives, including low power, prior to layout of the circuit in actual silicon.
- An efficient way to cope with system design complexity.
- Can facilitate early design verification.
- Can increase design reuse.





**Unified Challanges in Nano-CMOS HLS** 



### **Issues in Nano-CMOS**

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



# Issues in Nano-CMOS Circuits ...

- Variability: Variability in process and design parameters has increased. They affect design decisions, yield, and circuit performance.
- Leakage: Leakage is increasing. Affects average as well as peak power metrics. Most significant for applications where system goes to standby mode very often, e.g. PDAs.
- **Power**: Overall chip power dissipation increasing. Affect energy consumption, cooling costs, packaging costs.





Unified Challanges in Nano-CMOS HLS



# **Issues in Nano-CMOS Circuits**

- Thermals or Temperature: Maximum temperature that can be reached by a chip during its operation is increasing. Affects reliability and cooling costs.
- **Reliability**: Circuit reliability is decreasing due to compound effects from variations, power, and thermals.
- Yield: Circuit yield is decreasing due to increased variability.







# Variability: Origin and Sources

- Ion implantation
- Chemical mechanical polishing (CMP)
- Chemical vapor deposition (CVD)
- Sub-wavelength lithography
- Lens aberration
- Materials flow
- Gas flow

12/4/2008

- Thermal processes
- Spin processes
- Microscopic processes
- Photo processes

Source: Singhal, DAC Booth 2007



**Unified Challanges in Nano-CMOS HLS** 



# Variability: Types ...









**Unified Challanges in Nano-CMOS HLS** 

UNIVERSITY OF NORTH TEXAS Discover the power of ideas

# Variability: Types



12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



# Variability: The Impact in a Wafer



Source-drain resistance is different for different chips in a same die.







**Unified Challanges in Nano-CMOS HLS** 



Gate-to-source and gate-to-drain overlap capacitance is different for different chips in a same die.

Source: Bernstein et al., IBM J. Res. & Dev., July/Sep 2006.



### Variability: The 15 Device Parameters

- 1) V<sub>DD</sub>: supply voltage
- 2) V<sub>Thn</sub>: NMOS threshold voltage
- 3) V<sub>Thp</sub>: PMOS threshold voltage
- 4) t<sub>gaten</sub>: NMOS gate dielectric thickness
- 5)  $t_{gatep}$ : PMOS gate dielectric thickness
- 6) L<sub>effn</sub>: NMOS channel length
- 7) L<sub>effp</sub>: PMOS channel length
- 8) W<sub>effn</sub>: NMOS channel width
- 9) W<sub>effp</sub>: PMOS channel width
- 10) N<sub>gaten</sub>: NMOS gate doping concentration
- 11) N<sub>gatep</sub>: PMOS gate doping concentration
- 12) N<sub>chn</sub>: NMOS channel doping concentration
- 13) N<sub>chp</sub>: PMOS channel doping concentration
- 14) N<sub>sdn</sub>: NMOS source/ drain doping concentration
- 15) N<sub>sdp</sub>: PMOS source/ drain doping concentration.







### Power and Leakage ...



- I<sub>2</sub> : drain-to-source short circuit current (ON state)
- $I_3$ : subthreshold leakage (OFF state)
- I<sub>4</sub> : gate Leakage current (both ON & OFF states)
- $I_5$ : gate current due to hot carrier injection (both ON & OFF states)
- $I_6$ : channel punch through current (OFF state)
- $I_7$ : gate induced drain leakage (OFF state)
- I<sub>8</sub>: band-to-band tunneling current (OFF state)
- $I_9$  : reverse bias PN junction leakage (both ON & OFF states)







### **Power and Leakage**

- The relative prominence of these components depend on:
  - Technology Node: 65nm, 45nm, or 32nm
  - Process : SiO<sub>2</sub>/Poly or High-κ/Metal-Gate



• BTBT tunneling is important for sub-45nm.





**Unified Challanges in Nano-CMOS HLS** 



# **Challenges in The Context of HLS**

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



# Nano-CMOS HLS: Goal

- Variability-driven statistical HLS is stated as: Given an unscheduled data flow graph (DFG), it is required to find a scheduled data flow graph with appropriate resource binding such that specified costs for the circuit are minimized statistically while accounting for variability and satisfying constraints.
- The resource, latency, and/or yield constrained optimization problem can be formulated as follows:

Minimize:  $PDF_{Cost, DFG}$  (Mean, Variance) ... (1) such that following resource, latency, and yield constraints, are satisfied:

 $\begin{array}{ll} Allocated (FU_{k,i}) \leq Available (FU_{k,i}), \ for \ each \ cycle \ c \ \dots \ (2) \\ Expected \left[ PDF_{DFG, \ Delay, \ Critical} (Mean, \ Variance) \right] \leq Delay_{DFG, \ Target} (3) \\ Yield_{Circuit} \geq Yield_{Target} \ \dots \ (4) \end{array}$ 

NOTE: PDF is probability density function.





**Unified Challanges in Nano-CMOS HLS** 



### Nano-CMOS HLS: Design Space



12/4/2008

# Nano-CMOS HLS: Challenges

- Unified consideration of axes of design space exploration for trade-offs.
- Determination of statistical models for variability of different nano-CMOS technologies.
- Propagation of the statistics to different levels of circuit abstraction.
- Performing statistical modeling of power, leakage, and delay for different RTL components.
- Estimating power, leakage, delay, area, and yield be estimated during HLS in the presence of variations.



12/4/2008



### Nano-CMOS HLS: Feedback Needed



12/4/2008



**Unified Challanges in Nano-CMOS HLS** 

UNIVERSITY OF NORTH TEXAS Discover the power of ideas

### **Nano-CMOS HLS: Questions**

- How do the HLS phases (e.g. scheduling, binding) affect power, leakage, area, and yield in presence of variations?
- How do we judiciously consider design corners (e.g.  $V_{DD}$ ,  $V_{Th}$ ) to obtain a global power, leakage, and performance optimal circuit for given circuit constraints (from specifications)?

12/4/2008





### **Proposed Approaches**

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



### Nano-CMOS HLS : Approaches





Unified Challanges in Nano-CMOS HLS



# Statistical Nano-CMOS HLS for Power and Leakage

**Source**: S. P. Mohanty and E. Kougianos, "Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis", in *Proceedings of the 20th IEEE International Conference on VLSI Design (VLSID)*, pp. 577-582, 2007.





**Unified Challanges in Nano-CMOS HLS** 



### Proposed Statistical Nano-CMOS HLS Framework



### **Statistical HLS : Formulation**

Minimize:  $I_{Total}^{DFG}(\mu_{I}^{DFG},\sigma_{I}^{DFG})$ 

Subjected to (Resource/Time Constraints): Allocated $(FU_{k,i}) \leq \text{Available}(FU_{k,i}), \forall \text{cycle } c$  $D_{CP}^{DFG}(\mu_D^{DFG}, \sigma_D^{DFG}) \leq D_{Con}(\mu_D^{Con}, \sigma_D^{Con})$ 



Unified Challanges in Nano-CMOS HLS





• 3 level hierarchical approach.





**Unified Challanges in Nano-CMOS HLS** 



- It is assumed that resources such as adders, subtractors, multipliers, dividers, are constructed using 2-input NAND.
- There are total *N* NAND gates in the network of NAND gates constituting a *n*-bit functional unit.
- $N_{CP}$  number of NAND gates are in the critical path.





- The PDF of a current component of a functional unit is calculated as:
  - $I_{dyn}^{FU}$  = Statistical Summation over N  $\left(I_{dyn}^{NAND}\right)$
  - $I_{sub}^{FU}$  = Statistical Summation over N  $(I_{sub}^{NAND})$
  - $I_{gate}^{FU}$  = Statistical Summation over N  $(I_{gate}^{NAND})$
- The PDF of delay can be calculated as:  $D_{prop}^{FU}$  = Statistical Summation over  $N_{CP}(D_{prop}^{NAND})$
- Correlation needs to be considered.





Unified Challanges in Nano-CMOS HLS



• Through Monte Carlo simulations the input process and design variations are modeled.







**Unified Challanges in Nano-CMOS HLS** 



### Statistical HLS : Library ... (PDFs of Currents and Delay)





Gate leakage current

#### Subthreshold leakage current



**Dynamic current** 



#### **Propagation delay**





**Unified Challanges in Nano-CMOS HLS** 

UNIVERSITY OF NORTH TEXAS Discover the power of ideas

# Statistical HLS : Library (Relative Contributions)



(Corner - 1)



(Corner - 2)







# **Statistical HLS : Optimization ...**

- (09) While (i > 0)
- (10) Generate random transition from S to S\*.
- (11)  $\Delta$ -Cost  $\leftarrow$  Statistical-Cost(S\*) Statistical-Cost(S).
- (12) if { ( $\Delta$ -Cost > 0) or (  $e^{\Delta$ -Cost/Temp > random[0,1) ) } then S  $\leftarrow$  S\*.
- $(13) \qquad i \leftarrow i 1.$
- (14) end While
- (15) Decrement available resources.
- (16) Temp  $\leftarrow$  Cooling Rate x Temp.
- (17) end While
- (18) return S.



}





# **Statistical HLS : Optimization**

Statistical-Cost (S, Library)

 $I_{dvn}^{c}$  = Statistical Summation over all FU in  $c(I_{dvn}^{FU})$  $I_{sub}^{c}$  = Statistical Summation over all FU in  $c(I_{sub}^{FU})$  $I_{gate}^{c}$  = Statistical Summation over all FU in  $c(I_{gate}^{FU})$  $I_{total}^{c} = \text{Statistical Summation} \left( I_{dyn}^{c}, I_{sub}^{c}, I_{gate}^{c} \right)$  $I_{total}^{DFG}$  = Statistical Summation over all cycles  $(I_{total}^{c})$  $Cost_{I}^{DFG} = \mu_{I}^{DFG} + 3 \times \sigma_{I}^{DFG}$ Similarly calculate delay cost  $Cost_D^{DFG}$  of the DFG.  $Cost = Cost_I^{DFG} \times Cost_D^{DFG}$ Return Cost.







### **Statistical HLS : Results**







**Unified Challanges in Nano-CMOS HLS** 



# Parametric Nano-CMOS HLS for Leakage

**Source**: S. P. Mohanty, R. Velagapudi, and E. Kougianos, "Physical-Aware Simulated Annealing Optimization of Gate Leakage in Nanoscale Datapath Circuits", in *Proc. 9th IEEE International Conference on Design Automation and Test in Europe (DATE)*, pp. 1191-1196, 2006.





**Unified Challanges in Nano-CMOS HLS** 



### **Parametric HLS : Formulation**

Minimize:  $I_{Total}^{DFG}$  (Parameters :  $\kappa, T_{gate}, V_{Th}, V_{DD}, L_{eff}, W$ )

Subjected to (Resource/Time Constraints): Allocated $(FU_{k,i}) \le \text{Available}(FU_{k,i}), \forall \text{cycle } c$  $D_{CP}^{DFG}$  (Parameters :  $\kappa, T_{gate}, V_{Th}, V_{DD}, L_{eff}, W \le D_{Con}$ 



**Unified Challanges in Nano-CMOS HLS** 





• We calculate the direct tunneling current (*I*<sub>oxFU</sub>) of an *n*-bit functional unit as:

$$I_{ox FU} = \sum_{i=1}^{N} I_{ox NANDi}$$

where  $I_{oxNANDi}$  is the average gate oxide tunneling current dissipation of the *i*<sup>th</sup> 2-input NAND gate in the functional unit, assuming all states to be equiprobable.

• Similarly, the propagation delay and silicon area of an *n*-bit functional unit are

$$T_{pdFU} = \sum_{i=1}^{NCP} T_{pdNANDi}$$

$$A_{FU} = \sum_{i=1}^{N} A_{NANDi}$$





- At logic level we used BPTM BSIM4 models for analog simulation to find  $I_{ox}$  and  $T_{pd}$ .
- Due to unavailability of silicon data we used an analytical estimate for area calculations.

$$A_{NAND} = K_{inv} \left( 1 + 4(n_{in} - 1)\sqrt{\frac{AR_{NAND}}{K_{inv}}} \right) * \left( 1 + \frac{\left(\frac{W_{NMOS}}{f} - 1\right)(1 + \beta_{NAND})}{\sqrt{K_{inv}AR_{NAND}}} \right)$$

where,

 $W_{NMOS} = NMOS$  width,

= Minimum feature size for a technology, = Area of minimum size inverter with respect to  $f^2$ , k<sub>inv</sub> AR<sub>NAND</sub>= aspect ratio of NAND gate, = number of inputs, and n<sub>in</sub>

= ratio of PMOS width to NMOS width. β<sub>NAND</sub>

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 

Source: Bowman TED 2001 Aug





$$I_{ox}(\mu A) = A \exp\left(-\frac{T_{ox}}{\alpha}\right) + \beta$$



**Unified Challanges in Nano-CMOS HLS** 







Unified Challanges in Nano-CMOS HLS



12/4/2008







# **Parametric HLS : Optimization ...**

- The objective is to reduce both the gate leakage and area of the circuit for given time constraints.
- The objective function used by the optimization algorithm is:  $Cost = a^* I_{ox} + b^* A$
- *I*<sub>ox</sub> of the circuit is calculated as the sum of tunneling current of all the nodes in the circuit. *A* is the sum of areas of all the allocated resources. '*a*' and '*b*' are the weights of current and area respectively. '*a*' and '*b*' are chosen in such a way the effect of current and delay are normalized.







# Parametric HLS : Optimization ...

(01) Initial Temperature  $t \leftarrow t_o$  and available Resources  $\leftarrow$  Resource constraints. (02) While there exists a schedule with available resources.

- (03) i = Number of iterations.
- (04) Perform resource constrained ASAP and resource constrained ALAP.
- (05) Make initial Solution as ASAP Schedule.
- (06)  $S \leftarrow Allocate Bind()$  and Initial Cost  $\leftarrow Cost(S)$ .
- (07) While (*i* > 0)
- (08) Generate a random thicknesses in range of  $(T_{ox} T_{oxL} T_{ox} + T_{ox})$
- (09) Generate random transition from S to  $S^*$ .
- (10)  $\Delta C \leftarrow Cost(S) Cost(S^*)$
- (11) if  $(\Delta C > 0)$  then  $S \leftarrow S^*$ .
- (12) else if  $(e^{\Delta C/t} > random[0,1))$  then  $S \leftarrow S^*$ .
- (13)  $i \leftarrow i 1$ .
- (14) end While.
- (15) Decrement available resources.
- (16)  $t \leftarrow \text{Cooling Rate } \times t.$
- (17) end While.
- (18) return S.



**Unified Challanges in Nano-CMOS HLS** 



# **Parametric HLS : Optimization**



Each layer corresponds to a different resource constraint, each time the number of  $T_{oxH}$  multipliers are decreased a new layer is formed. We observed that the number of design corners reduces when we use more multipliers of  $T_{oxH}$  thickness, since delay increases and mobility of the nodes is restricted in order to satisfy the time constraint.

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



### **Parametric HLS : Results**



Results presented for different benchmarks for a delay trade-off factor of 1.4,  $T_{oxL}$  is 1.4nm and  $T_{oxH}$  is 1.7nm.





**Unified Challanges in Nano-CMOS HLS** 



# Statistical Nano-CMOS HLS for Timing

**Source**: Jongyoon Jung, Taewhan Kim, "Timing Variation-Aware High-Level Synthesis", in *Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2007, pp. 424-428.





**Unified Challanges in Nano-CMOS HLS** 



### **Statistical Timing HLS : Tradeoff**



# **Statistical Timing HLS : Algorithm**

- Branch-and-bound algorithm for scheduling and binding.
- The search process is speeded up using window-based search.
- Window is maximum number of consecutive clock cycles satisfying resource constraints.





### **Statistical Timing HLS : Results**

Results Compared Over Traditional List Scheduling						
Benchmarks	Yield Constraint	Yield Obtained	Yield Penalty	Latency Reduction		
Avg. of 4	90%	92.9%	7.1%	18.8%		
Avg. of 4	80%	88.1%	11.9%	20.2%		





**Unified Challanges in Nano-CMOS HLS** 



# Statistical Nano-CMOS HLS for Post-Silicon Tuning

**Source**: Feng Wang, Xiaoxia Wu, and Yuan Xie, "Variability-Driven Module Selection With Joint Design Time Optimization and Post-Silicon Tuning", in *Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC)*, 2008, pp. 2-9.





**Unified Challanges in Nano-CMOS HLS** 



# Silicon Tuning HLS : Approach

- Two stage module selection:
  - Stage 1: An iterative algorithm for power and timing variability aware module selection.
  - Stage 2: A sequential conic program (SCP) to determine the optimal body bias for post-silicon tuning which influences design-time module selection.





# **Silicon Tuning HLS : Results**

#### **Power Yield For 99% Performance Yield Constraint**

Benchm arks	Power Constraint	Yield for Design Time Variation Aware Selection	Yield for Post Silicon Tuning + Design Time Variation Aware Selection	Improve ments
Avg. of 6	No	66%	88%	38%
Avg. of 6	Yes	83%	92%	11%



**Unified Challanges in Nano-CMOS HLS** 



### Conclusions

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 



# **Summary and Conclusions**

- Most of the variability aware analysis and optimization works are at circuit or logic level.
- Work at architecture level and during HLS is slowly making progress.
- Pre-silicon and post-silicon approaches are introduced to improve power and timing yield.
- The main challenge in this unified consideration of variability, power, and timing.
- Another challenge is translation of process and physical level information to architecture level to close design-to-silicon loop.





### References ...

- **S. P. Mohanty**, N. Ranganathan, E. Kougianos, and P. Patra, Low-Power High-Level Synthesis for Nanoscale CMOS Circuits, Springer, 2008, ISBN: 0387764739 and 978-0387764733.
- S. P. Mohanty, E. Kougianos, and D. K. Pradhan, "Simultaneous Scheduling and Binding for Low Gate Leakage Nano-Complementary Metal-Oxide-Semiconductor Datapath Circuit Behavioural Synthesis", *IET Computers & Digital Techniques (CDT)*, March 2008, Volume 2, Issue 2, pp. 118-131.
- **S. P. Mohanty** and E. Kougianos, "Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis", in *Proceedings of the 20th IEEE International Conference on VLSI Design (VLSID)*, pp. 577-582, 2007.
- **S. P. Mohanty**, R. Velagapudi, and E. Kougianos, "Physical-Aware Simulated Annealing Optimization of Gate Leakage in Nanoscale Datapath Circuits", in *Proceedings of the 9th IEEE International Conference on Design Automation and Test in Europe (DATE)*, pp. 1191-1196, 2006.
- Joseph Sawicki, "Connecting IC Design and Fabrication to Reduce Manufacturing Variability", *DACeZine*, Volume 4, Issue 3, Dec. 3, 2008.





Unified Challanges in Nano-CMOS HLS



### References ...

- W.-L. Hung , Xiaoxia Wu , Yuan Xie, Guaranteeing Performance Yield in High-Level Synthesis, in *Proceedings of* the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 303 - 309.
- Feng Wang, Guangyu Sun, Yuan Xie, "A Variation Aware High Level Synthesis Framework", in *Proceedings of the 9th IEEE International Conference on Design Automation and Test in Europe (DATE)*, pp. 1063-1068, 2008.
- Feng Wang, Xiaoxia Wu, and Yuan Xie, "Variability-Driven Module Selection With Joint Design Time Optimization and Post-Silicon Tuning", in *Proceedings of the Asia and South Pacific Design Automation Conference*, 2008, pp. 2-9.
- A. Davoodi, V. Khandelwal, and A. Srivastava, "Probabilistic Evaluation of Solutions in Variability-Driven Optimization", *IEEE Transactions on CAD of Integrated Circuits and Systems*, Vol. 25, No. 12, pp. 3010-3016, Dec. 2006.





**Unified Challanges in Nano-CMOS HLS** 



### References

- A. Muttreja, S. Ravi, and N. K. Jha, ``Variability-Tolerant Register-Transfer Level Synthesis," in *Proceedings of the IEEE International Conference on VLSI Design (VLSID), 2008, pp. 621-628.*
- Jongyoon Jung, Taewhan Kim, "Timing Variation-Aware High-Level Synthesis", in *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2007, pp. 424-428.
- R. Mukherjee, S. O. Memik, and G. Memik, "Temperature-Aware Resource Allocation and Binding in High-Level Synthesis", in *Proceedings of the Design Automation Conference (DAC)*, 2005, pp.196 – 201.
- Workshop: High-level Synthesis: Back to the Future, June 08, 2008, Design Automation Conference (DAC), 2008.
- Workshop: The New Wave of the High-Level Synthesis, Design Automation and Test in Europe, 10-14 March, 2008, Munich, Germany.





**Unified Challanges in Nano-CMOS HLS** 



# Thank You

12/4/2008



**Unified Challanges in Nano-CMOS HLS** 

