# Tabu Search Based Gate Leakage Optimization using DKCMOS Library in Architecture Synthesis

Saraju P. Mohanty Dept. of Comp. Science & Engineering University of North Texas, USA. Email: saraju.mohanty@unt.edu Dhiraj K. Pradhan Dept of Computer Science University of Bristol, UK. Email: pradhan@compsci.bristol.ac.uk

Acknowledgment: This research is supported in part by NSF award numbers CCF- 0702361 and CNS-0854182 and EPSRC grant EP/G032904/1.

#### **Outline of the Talk**

#### Introduction

- Prior Related Research
- DKCMOS Technology
- Tabu Search Based Gate Leakage Optimization
- Architecture Component Library
- Experimental Results
- Conclusions



#### **Introduction and Motivation**



#### Why Low Power?



**H**\*TEXAS





#### **Power Dissipation Redistribution**



# Leakages in CMOS

- I<sub>1</sub>: reverse bias pn junction (both ON & OFF)
  I<sub>2</sub>: subthreshold leakage (OFF)
  I<sub>3</sub>: Gate Leakage current (both ON & OFF)
  I<sub>4</sub>: gate current due to hot carrier injection (both ON & OFF)
  I<sub>5</sub>: gate induced drain leakage (OFF)
- $I_6$  : channel punch through current (ÓFF)



# **Contributions of this Paper**

- Introduces DKCMOS technology for architectural level gate leakage and delay tradeoffs.
- Presents an algorithm that schedules operations of a sequencing data flow graph (DFG) and maps the operations to RTL library for optimization.
- The algorithm minimizes the gate leakage of datapath circuits for given resource constraints and time constraints.
- The RTL library is constructed for classical SiO<sub>2</sub> device based modules, and two nonclassical high-K based modules.



#### **Prior Related Research**



# **Related Research: RTL**

Subthreshold Leakage:

- Khouri TVLSI 2002 : Algorithms for subthreshold leakage power analysis and reduction using dual-V<sub>Th</sub>.
- Gopalakrishnan ICCD2003: Dual-V<sub>Th</sub> approach for reduction of subthreshold current through binding.
- □ Tang DAC 2005: A heuristic approach using dual-V<sub>Th</sub>.
- Dal ISQED 2006: Power island partitioning for reduction.

Gate Leakage:

- Mohanty VLSI Design 2006: Dual-T<sub>ox</sub> approach for reduction of gate leakage current.
- Mohanty ISQED 2006: Simulated annealing algorithms using dual-K or dual-T<sub>ox</sub>.



# **Related Research: Logic / Transistor Level Gate Leakage Reduction**

- Lee TVLSI2004 : Pin reordering to minimize gate leakage during standby positions of logic gates.
- Sirisantana IEEE DTC Jan-Feb 2004: Use multiple channel lengths and multiple gate oxide thickness for reduction of leakage.
- Sultania TVLSI Dec 2005 and Sultania DAC2004 : Heuristic for dual-T<sub>ox</sub> assignment for gate leakage and delay tradeoff.
- Mukherjee ICCD 2005: Introduced dual-K approach for reduction of gate leakage.



# DKCMOS Technology: The Key Idea



# SiO<sub>2</sub> CMOS Vs and High-K CMOS



#### Assumption: Constant L/T aspect ratio.



# **Dielectrics for Replacement of SiO<sub>2</sub>**

- Silicon Oxynitride (SiO<sub>x</sub>N<sub>y</sub>) (K=5.7 for SiON)
- Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) (K=7)

#### Oxides of :

- Aluminum (Al), Titanium (Ti), Zirconium (Zr), Hafnium (Hf), Lanthanum (La), Yttrium (Y), Praseodymium (Pr).
- their mixed oxides with  $SiO_2$  and  $Al_2O_3$ .
- HfO<sub>2</sub> has maximum permittivity (K) of 21.



# The DKCMOS Technology



In this paper it is claimed that a mix of RTL units of type (a) and type (c) will serve gate leakage and performance trade-offs and will go well with industry trend.



## **Target Architecture**



#### High-K and Low-K Islands



## Tabu-Search Based Gate Leakage Optimization



## **Problem Formulation**

Given an unscheduled data flow graph G<sub>U</sub>(V,E), it is required to obtain the scheduled data flow graph G<sub>S</sub>(V,E) with appropriate resource binding such that the total gate leakage is minimized under specified resource and time constraints.

Minimize : 
$$\sum_{v_i \in V} P_{gate}(v_i)$$
  
 $\sum_{v_i \in V_{cp}} T_i(v_i) \leq T_{con}$   
Allocated(FU<sub>i</sub>(k,K))  $\leq$  Available(FU<sub>i</sub>(k,K))



# **RTL Optimization for Gate Leakage**





# **Tabu-Search Based Optimization**

- The Tabu-Search based algorithm minimizes gateleakage while performing simultaneous scheduling, allocation, and binding.
- The Tabu-Search based algorithm uses more aggressive approach than other algorithms.
- The Tabu-Search based algorithm skips inferior solutions and gets out of local optimization easily.
- The Tabu-Search provides useful solution to the problems in a reasonable time.



# **Optimization Algorithm Flow ...**

- 1. Preprocess given behavioral description to construct a sequencing DFG.
- 2. Perform simulations to estimate gate leakage and delay of RTL units.
- 3. Construct resource allocation table and available resource table based on input resource constraints.
- 4. Obtain ASAP and ALAP schedules of the input DFG.
- 5. Determine the number of different resources for each K using the resource allocation table.



# **Optimization Algorithm Flow**

- 6. Modify both ASAP and ALAP schedules obtained above using the number of resources found in previous step.
- 7. Construct the mobility graph based on above schedules.
- 8. Fix the total number of clock cycles as the maximum of modified ASAP and ALAP schedules' control step.
- 9. Assume initial schedule as modified ASAP schedule and initial binding as high-K resource for each vertex.
- 10.Call the Tabu-Search based algorithm for optimal solution.
- 11. Estimate leakage and delay of the final solution.
- 12. Postprocess final DFG to obtain the RTL description.



#### **Tabu-Search Based Algorithm**

**Tabu-Search Algorithm** (UDFG, Resource/Time Constraints) (01) Consider S as initial solution and  $P_{qate-S}$  as estimate. (02) Initialize the number of iterations as Counter = 0. (03) While (Counter < Max-Iteration) do **Increment Counter.** (04) Generate a neighborhood solution  $S^*$  for constraint  $T_{con}$ . (05)Estimate gate leakage  $P_{gate-S^*}$  for that solution. (06)If (Solution S<sup>\*</sup> is not visited in previous iteration) then (07) $If(P_{qate-S^*} < P_{qate-S})$ (08) then Update S with new solution S\*. (09) **Else** 10Discard the new solution S<sup>\*</sup>. (11) End if. (12)End If. (13)(14) End While.



#### **Datapath Components Library**



#### **Datapath Component Library ...** 3 Level Bottom-up Hierarchical Approach



It is observed that a NAND gate has least gate leakage compared to all other basic logic gates. Therefore we constructed datapath components using NAND gates.



# Datapath Component Library ...

- First the NAND gate is characterized using analog simulations and then the functional units.
- It is assumed that there are total n<sub>total</sub> NAND gates in the network of NAND gates constituting an n-bit functional unit out of which n<sub>cp</sub> are in the critical path of the logic netlist.
- The effect of interconnect wires are not considered and the focus is on the gate leakage dissipation and propagation delay of the active units only.



#### Datapath Component Library ... (NAND Gate)





# Datapath Component Library ...

The gate leakage current for a specific state of a logic gate is then calculated by:

$$I_{gate \text{ Logic}_{state}} = \sum_{\forall MOS_i} |I_{gate \text{ MOS}}[i]|$$

The gate leakage of a n-bit RTL unit is calculated as:

$$I_{gateR} = \sum_{j=1}^{n_{total}} \Pr{ob(state)} I_{gateNAND_{j}_{state}}$$

The propagation delay of an *n*-bit functional unit is:

$$T_{pdR} = \sum_{i=1}^{n cp} T_{pdNANDi}$$



Datapath Component Library ...
 (Inverter Showing Components)
 Low Input: Input supply feeds tunneling current.
 High Input: Gate supply feeds tunneling current.



NOTE: Gate to body component found to be negligible.



#### Datapath Component Library ... ( A CMOS Transistor)



Calculated by evaluating both the source and drain components

□ For a MOS,  $I_{gate} = (|I_{gs} + I_{gd} + I_{gcs} + I_{gcd} + I_{gb}|)$ 

Values of individual components depends on states, ON or OFF



#### Datapath Component Library ... (Modeling High-K)

The effect of varying dielectric material was modeled by calculating an equivalent oxide thickness (T<sup>\*</sup><sub>ox</sub>) according to the formula:

$$T_{ox}^{*} = (K_{gate} / K_{ox}) T_{gate}$$

- Here,  $K_{gate}$  is the dielectric constant of the gate dielectric material other than SiO<sub>2</sub>, (of thickness  $T_{gate}$ ), while  $K_{ox}$  is the dielectric constant of SiO<sub>2</sub>.



#### **Experimental Results**



#### **Experimental Results ...**

While calculating the gate leakage current for single thickness, we used a nominal 1.4nm thickness and SiO<sub>2</sub>(K=3.9) is used as a nominal dielectric value from BSIM4.4.0 model.

Two pairs of dual dielectric are considered:
 (i) SiO<sub>2</sub>(K=3.9) – SiON (K=5.7)
 (ii) SiO<sub>2</sub>(K=3.9) – Si<sub>3</sub>N<sub>4</sub>(K=7)

The results take into account the gate leakage current, area and propagation delay of functional units, interconnect units, and storage units present in the datapath circuit.



#### **Experimental Results ...**

	$D_T$	$SiO_2(K=3.9) - SiON(K=5.7)$			$SiO_2(K=3.9) - Si_3N_4(K=7)$		
		$P_{gate_{DK}}$	$T_{cp_{DK}}$	$\Delta P$	$P_{gate_{DK}}$	$T_{cp_{DK}}$	$\Delta P$
		$(\mu W)$	(ns)		$(\mu W)$	(ns)	
	Base Case: $P_{gate_{SK}} = 4632.74 \mu W, T_{cp_{SK}} = 308.9 ns$						
A	1.0	2729.4	308.9	41.3	1417.6	308.9	69.4
R	1.1	1862.3	329.4	59.8	1283.2	308.9	72.3
F	1.2	1741.9	362.2	62.4	1167.4	360.4	74.8
	Base Case: $P_{gate} = 3655.68 \mu W, T_{cp_{SK}} = 290.1 ns$						
В	1.0	1582.9	290.1	56.7	1144.2	290.1	68.7
Р	1.1	1414.7	310.7	61.3	1082.0	290.1	70.4
F	1.2	1257.5	343.5	65.6	979.9	341.7	73.2
Base Case: $P_{gate} = 4159.12 \mu W, T_{cp_{SK}} = 308.9 ns$							
D	1.0	1879.9	308.9	54.8	1439.0	308.9	65.4
C	1.1	1813.3	308.9	56.3	1339.2	308.9	67.8
Т	1.2	1522.2	341.7	63.4	1172.8	308.9	71.8
	Base Case: $P_{gate} = 2726.78 \mu W, T_{cp_{SK}} = 498.4 ns$						
E	1.0	1497.0	498.4	45.1	1167.0	498.4	57.2
W	1.1	1385.2	531.2	49.2	107.0	530.6	59.4
F	1.2	1107.9	584.5	59.3	839.8	582.2	69.2



#### **Experimental Results**





#### **Conclusions and Future Research**



## Conclusions

- This paper presents a new process driven technique called DKCMOS for reduction of gate leakage during RTL synthesis.
- The Tabu-Search based algorithm performs scheduling and assignment for gate leakage reduction for different resource/time constraints.
- Experimental results reveal significant reductions in gate leakage with the use of this technology, thus proving its effectiveness.



#### **Future Research**

- Further exploration of this technique is the incorporation of process variation.
- The effectiveness of DKCMOS for subthreshold leakage needs investigation.
- The ultimate objective is to extend the research on gate leakage current to provide a broader solution to the problem of power dissipation in all its forms at the RTL.
- The area overhead due to the use two separate islands (high-K and nominal-K) will also be investigated.



# Thank You!!!

The presentation is available at: http://www.cse.unt.edu/~smohanty