

# Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors: NMOS Vs. PMOS Perspective

Elias Kougianos and Saraju P. Mohanty VLSI Design and CAD Laboratory (VDCL) Dept of Computer Science and Engineering University of North Texas, USA. Email: smohanty@cse.unt.edu





# **Outline of the Talk**



CMOS scaling –Trends and Effects
Leakage dissipation in Nano-CMOS
Gate leakage analysis – 3 Proposed Metrics
Impact of process variation on the metrics
Monte Carlo Simulations: Modelling Variations
Summary and Conclusions





driven by CMOS technology.

VLSI Design 2007

#### UNIVERSITY OF NORTH\*TEXAS





# CMOS Technology Scaling and Leakage Dissipation







# UNIVERSITY OF NORTH\*TEXAS



Gate length of the transistor has been decreasing with technology scaling.

□All the other dimensions including gate oxide thickness have been scaled down to support this trend.

**AS** 

Source: Pedram ASPDAC 2004, Osburn IBM JRD Mar2002 IJNIVERSITY OF





| VLSI | Desian | 2007 |
|------|--------|------|
|      | Design | 2001 |









# Contributions of Our Paper and Related Research









- 1. Both ON and OFF state gate leakage are significant.
- 2. During transition of states there is transient effect is gate tunneling current.
- 3. Three metrics:  $I_{ON,}$   $I_{OFF,}$  and  $C_{tunneling}$
- 4. C<sub>tunneling</sub>: Manifests to intra-device loading effect of the tunneling current.
- 5. NMOS Vs PMOS in terms of three metrics.
- 6. Study process/supply variation on three metrics.





# Contributions of Our Paper (Salient Feature)



The metric, effective tunneling capacitance essentially quantifies the intra-device loading effect of the tunneling current and also gives a qualitative idea of the driving capacity of a Nano-CMOS transistor.





# UNIVERSITY OF NORTH\*TEXAS



We propose that transient in gate tunneling current due to state transitions are manifested as capacitances.

UNIVERSITY OF

**NORTH\*TEXAS**<sup>®</sup>

VLSI Design 2007



Related Research Works (Gate Leakage Analysis)



Ghibaudo 2004: Characterization and modeling issues of ultra thin oxide devices Mukhopadhyay 2003: Characterization methodology is proposed along with reduction □Yang 1999: Direct tunneling current and CV measurements in MOS devices used to model Hertani 2005: Provide leakage analysis of NAND, NOR, XOR gates





### **Related Research Works**



# No work characterize both ON and OFF No work examine the device or a logic gate when it changes stated: ON→OFF or OFF→ ON









# Analysis in a Nano-CMOS Transistor



Kougianos & Mohanty 17

VLSI Design 2007



# **Outline: Nano-CMOS Transistor**



Dynamics of gate oxide tunneling in a transistor
 SPICE model for gate leakage
 ON, OFF, and transition states of a transistor
 Gate leakage in ON, OFF, and transition states

of a transistor



















VLSI Design 2007

# UNIVERSITY OF NORTH\*TEXAS



### PMOS Gate Leakage Current (For a Switching Cycle)





# UNIVERSITY OF NORTH\*TEXAS





# Three Metrics for Tunneling Current

VLSI Design 2007





# **Gate Leakage: Observation**



The behavior of the device in terms of gate tunneling leakage must be characterized not only during the steady states but also during transient states.





### **Gate Leakage: Metrics**



Gate leakage happens in ON state: I<sub>ON</sub>
 Gate leakage happens in OFF state: I<sub>OFF</sub>
 Gate leakage happens during transition: C<sup>tun</sup><sub>eff</sub>



VLSI Design 2007





### Calculated by evaluating both the source and drain components

$$\Box \text{ For a MOS}, \ I_{\text{ox}} = I_{\text{gs}} + I_{\text{gd}} + I_{\text{gcs}} + I_{\text{gcd}} + I_{\text{gb}}$$

Values of individual components depends on states: ON, OFF, or transition





### Gate Leakage Current (For a Switching Cycle)







# UNIVERSITY OF NORTH\*TEXAS











# Effect of Process and Design Parameter Variation



Kougianos & Mohanty 36

VLSI Design 2007



UNIVERSITY OF NORTH\*TEXAS



# UNIVERSITY OF NORTH\*TEXAS



# UNIVERSITY OF NORTH\*TEXAS

















# Summary and Conclusions

VLSI Design 2007





### Monte Carlo Simulations: (Modeling Variations)

### ■Monte Carlo (N=1000) results.

• 10% variation in gate oxide and supply assumed.



VLSI Design 2007



## Monte Carlo Simulations: (Modeling Variations)



All three metrics follow lognormal distribution.
 This is expected since gate T<sub>ox</sub> and V<sub>dd</sub> are assumed normally distributed and I<sub>ox</sub> depends exponentially on both.
 Small parameter variation (10%) leads to large deviance in the metrics (2-3 sigma).







- Both ON and OFF states contribute to gate oxide leakage.
- Transient effect is significant and can be captured via effective tunneling capacitance.
- □  $C_{tun}^{eff}$  ≡ Effective tunneling capacitance at the input of a logic gate.



# Usefulness of the Proposed Metric

- The metrics allow designers to account for gate tunneling effect in nano-CMOS based circuit designs.
- □ *I*<sub>ON</sub> and *I*<sub>OFF</sub> additive to static power consumption.
- C<sup>eff</sup><sub>tun</sub> additive to intrinsic gate capacitance
   C<sub>logic</sub> = C<sup>eff</sup><sub>tun</sub> + C<sub>intrinsic</sub>
   All three needs to be taken into account for effective total (switching, subthreshold, gate
  - leakage) power optimization







# For more information: http://www.cse.unt.edu/~smohanty



