A Comparative Analysis of Gate Leakage and Performance of **High-K Nanoscale CMOS Logic Gates**

Saraju P. Mohanty and Elias Kougianos University of North Texas, Denton, TX 76203. Email: smohanty@unt.edu and eliask@unt.edu

Abstract

Replacement of SiO2 as gate dielectric with alternative high-K dielectric materials, is considered as a method to contain the gate leakage current.

This paper provides novel attempts to evaluate the gate leakage current and propagation delay of basic logic gates comprising of such non-classical nano-CMOS transistors.

High-K Dielectrics in CMOS Technology

materials Several have been investigated for use in nano-CMOS technology, such as ZrO2, TiO2, BST, HfO2, Al2O3, SiON, and Si3N4.

•Intel has recently prototyped a processor called Penryn using such transistors of 45nm technology.

•For compact modeling based study of high-K non-classical transistors using BSIM4/5, two possible options can be considered:

(i) varying the model parameter in the model card that denotes relative permittivity (EPSROX)







Transistor with High-K gate dielectric



Analysis of Logic Gates

- For a MOS, Iox = (Igs +Igd +Igcs +Igcd +Igb). Values of individual components
- depends on states: ON, OFF, or transition Four different states for 2-input NAND:

$$a_{x, Logic}(State) = \sum_{MOS, j} I_{ax, i} \quad I_{ox}, Logic (State)$$

While characterizing the gate leakage current we present its average value over various switching states of the device.

I 11

$$I_{nun} = \frac{1}{4} (I_{00} + I_{01} + I_{10} + I_{11})$$

The effect of varying dielectric material was modeled by calculating an equivalent oxide thickness (T*ox) according to the formula:



(c) I gate V5 VDD



- · Among the dielectrics considered, HfO2 has the highest dielectric constant (K=22) while SiO2 has the lowest (K=3.9).
- Supply voltages varied from 0.5V to 1.0V.
- Tgate varied from 1.4nm to 2.0nm.
 - · Loading condition also varied for analysis.



Rabi N. Mahapatra

Texas A&M University, College Station, TX 77843.

Email: rabi@cs.tamu.edu

HI02 ---

10-0

10-12

10-14

1e-1



- · We performed curve-fitting of the data for each attribute viz, K. Tgate, and VDD for their effect on gate tunneling current and propagation delay.
- · The results of this modeling can be used in backend tools of design and automatic synthesis frameworks for on-the-fly calculation.

Table 1. Curve Fitting for effect of Process and Design Variation in 2-input NAND

		$\overline{I_{gate}}_0 = -4.6 * 10^{-9}$
Tpate Vs K	$\overline{I_{gate}} = A * exp\left(\frac{-K}{\alpha}\right) + \overline{I_{gate}}_0$	$A = 0.00966, \alpha = 0.36115$
		$A_1 = 4.12 * 10^{-11}, A_2 = 5.14 * 10^{-11}$
$T_{pd}\mathrm{Vs}K$	$T_{pd} = \begin{cases} A_2 + \frac{A_1 - A_2}{1 + exp\left(\frac{K - K_0}{\alpha}\right)}, & 2.5 \le K < 6\\ A_3 + exp\left(\frac{-K}{2}\right) + T_{pd_0}, & 6 \le K < 30 \end{cases}$	$K_0 = 4.02176, \alpha = 0.47847$
	($A_3 = 6.94 * 10^{-11}, \beta = -10.63$
		$T_{pd_0} = 3.75 * 10^{-10}$
$\overline{I_{gate}}$ Vs T_{gate}	$\overline{I_{gate}} = A * exp\left(\frac{-K}{\alpha}\right) + \overline{I_{gate}}_{\alpha}$	$\overline{I_{gate_0}} = 3.13 * 10^{-10}$
		$A = 0.09475, \alpha = 1.03 * 10^{-10}$
$T_{pd}\mathrm{Vs}T_{gate}$	$T_{pd} = \frac{A \cdot B \cdot T_{gote} 1 - \alpha}{1 + B \cdot T_{gote} 1 - \alpha}$	$A = 5.10110^{10}, B = 1.50110^{75}$
		$\alpha = -7.49133$
T _{pste} Vs V _{DD}	$\overline{I_{gate}} = A * exp\left(\frac{V_{DD}}{\alpha}\right) + \overline{I_{gate}}_{\alpha}$	$\overline{I_{gote}}_0 = -2.47 * 10^{-08}$
		$A = 4.76 * 10^{-9}, \alpha = 0.20795$
	(- T -)	$T_{pd_0} = 1.92 * 10^{-10}$
Test Vit Tests	$T_{ad} = A + exp\left(\frac{-T_{gate}}{2}\right) + T_{ada}$	$A = 4.21 + 10^{-9}, \beta = 0.16781$

Conclusions

•We presented a comprehensive analysis of the transient behavior of a CMOS logic gates for a 45nm BSIM4 model. •A first principle physics based approach will be used followed by TCAD based simulations for validation.



Gate leakage for a 2-input NAND logic gate **UNIVERSITY OF** for different states. VLSI Design and CAD Laboratory (VDCL) NORTH * TEXAS



