

Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates

Saraju P. Mohanty and Elias Kougianos VLSI Design and CAD Laboratory (VDCL) Dept of Computer Science and Engineering University of North Texas, Denton, TX, 76203. Email: smohanty@cse.unt.edu





Outline of the Talk



- CMOS scaling –Trends and Effects
- Power consumption redistribution due to scaling
 - Components of Power Dissipation
 - Components of Leakage
- Gate leakage analysis Proposed Metrics
- Gate leakage variation with process and design parameters





Almost the entire industrial revolution today is driven by CMOS.







CMOS Technology Scaling and Power Dissipation Redistribution





ICCD 2006





What is Physically Scaled ? (Gate Length)



Gate length of the transistor has been decreasing with technology scaling.

□All the other dimensions including gate oxide thickness have been scaled down to support this trend.

Source: Pedram ASPDAC 2004, Osburn IBM JRD Mar2002







ICCD 2006









Scaling Trends and Effects: Summary

Scaling improves
Transistor Density of chip
Functionality on a chip
Speed, Frequency, and Performance

Scaling and power dissipation

- □ Active power remains almost constant
- Components of leakage power increase in number and in magnitude.

Gate leakage (tunneling) predominates for sub 65-nm technology.







Contributions of Our Paper and Related Research



Mohanty & Kougianos 12

ICCD 2006





- 1. Both ON and OFF state gate leakage are significant.
- 2. During transition of states there is transient effect is gate tunneling current.
- 3. New metrics: I_{tun} and C_{tun}
- 4. C_{tun}: Manifests to intra-device loading effect of the tunneling current
- 5. NOR Vs NAND in terms of I_{tun} and C_{tun}
- 6. Study process/design variation on I_{tun} and C_{tun}





Contributions of Our Paper (Salient Feature)



A new metric, the effective tunneling capacitance essentially quantifies the intra-device loading effect of the tunneling current and also gives a qualitative idea of the driving capacity of the logic gate.

How to quantify it at transistor and logic-gate level??





We propose that transient in gate tunneling current due to state transitions are manifested as capacitances.

ICCD 2006

Related Research Works (Gate Leakage Analysis)

Ghibaudo 2004: Characterization and modeling issues of ultra thin oxide devices Mukhopadhyay 2003: Characterization methodology is proposed along with reduction □Yang 1999: Direct tunneling current and CV measurements in MOS devices used to model Hertani 2005: Provide leakage analysis of NAND, NOR, XOR gates

Related Research Works

No work characterize both ON and OFF
No work examine the device or a logic gate when it changes stated:
ON→OFF or OFF→ ON

Analysis in a CMOS Transistor

Mohanty & Kougianos 19

ICCD 2006

Outline: Transistor Level

Dynamics of gate oxide tunneling in a transistor
SPICE model for gate leakage
ON, OFF, and transition states of a transistor
Gate leakage in ON, OFF, and transition states of a transistor

I_{gcs}, I_{gcd}: tunneling from the gate to the diffusions via channel
I_{gb}: tunneling from the gate to the bulk via the channel

Calculated by evaluating both the source and drain components

 $\Box \text{ For a MOS, } I_{\text{ox}} = (|I_{gs}| + |I_{gd}| + |I_{gcs}| + |I_{gcd}| + |I_{gb}|)$

Values of individual components depends on states: ON, OFF, or transition

ICCD 2006

NMOS Gate Leakage (Observation and Metrics)

Gate leakage happens in ON state: I_{ON} Gate leakage happens in OFF state: I_{OFF} Gate leakage happens during transition: C_{eff}^{tun}

We propose to quantify as:

$$C_{eff}^{tun} = \frac{IoN - IoFF}{\left(\frac{dV_g}{dt}\right)}$$
$$= \frac{IoN - IoFF}{VDD} t_r \text{ (for equal rise/fall time)}$$

NORTH TEXAS

The behavior of the device in terms of gate tunneling leakage must be characterized not only during the steady states but also during transient states.

Transistor → Logic Gate

How do we quantify the same metrics at logic level??

State dependent or state independent??

Analysis in Logic Gates

Mohanty & Kougianos 31

ICCD 2006

Gate Leakage in 2-input NAND (State Specific)

Four different states for 2-input NAND:

Gate Leakage in 2-input NAND (State Independent)

*I*_{tun} ≡ State Independent average gate leakage current of a logic gate

$$I_{tun} = \frac{1}{4}(I_{00} + I_{01} + I_{10} + I_{11})$$

This is a measure of gate leakage of a logic gate during its steady state.

ICCD 2006

ICCD 2006

Gate Leakage in Logic Gate (Transient Study)

C_{tun} ≡ Effective tunneling capacitance at the input of a logic gate

Effect of Process and Design Parameter Variation

Summary and Conclusions

ate Leakage in 2-input Logic Gates (Observation)

- Both ON and OFF states contribute to gate leakage
- Transient effect is significant and can be captured via effective tunneling capacitance
- □ $I_{tun} \equiv$ State Independent average gate leakage current of a logic gate
- □ $C_{tun} \equiv$ Effective tunneling capacitance at the input of a logic gate
- \Box I_{tun} is larger for NOR
- $\Box C_{tun} \text{ is larger for NAND}$

Usefulness of the Proposed Metrics

- The metrics allow designers to account for gate tunneling effect in nano-CMOS based circuit designs.
- □ I_{tun} additive to static power consumption
- □ C_{tun} additive to intrinsic gate capacitance

$$C_{logic} = C_{tun} + C_{intrinsic}$$

All three needs to be taken into account for effective total (switching, subthreshold, gate leakage) power optimization

For more information: http://www.cse.unt.edu/~smohanty

Mohanty & Kougianos 44

ICCD 2006