




Materials, Circuits and Devices Series 29



Nano-CMOS and Post-CMOS Electronics: Devices and Modelling

Edited by
Saraju P. Mohanty
and Ashok Srivastava

Nanoscale High- κ /Metal-Gate CMOS and FinFET based Logic Libraries

Venkata P. Yanambaka, University of North Texas,
VenkataPrasanthYanambaka@my.unt.edu

Saraju P. Mohanty, University of North Texas, saraju.mohanty@unt.edu

Elias Kougianos, University of North Texas, elias.kougianos@unt.edu

Dhruva Ghai, Oriental Univesity, Indore, India, dhruvaghai@orientaluniversity.in

During the last four decades, VLSI technology growth has been driven by miniaturization that reduces cost per transistor, power consumption per transistor, with higher packing density and reduced cost of operation. However, the small transistor size leads to very high electric fields across the gate oxide which causes the difficult problem of gate oxide leakage. This problem is mitigated by high- κ /metal-gate technology, in which the gate material is copper (*going back to metal from polysilicon*) and the gate oxide material is a not silicon dioxide. At the same time, explosive growth of mobile portable electronics has been the driver for many scientific, engineering, and technological breakthroughs in the last few decades. Mobile electronics in particular, such as smart mobile phones, spend most of their operational time in waiting for a call or similar event. However, during these wait states leakage power dissipation has been a major issue since it drains the battery continuously. The industry has explored various solutions to reduce the OFF state leakage and multiple gate devices emerged as a solution to this problem. Double gate FinFET technology is considered as a solution to reduce OFF state leakage while having faster ON and OFF transitions and low-power dissipation. This chapter discusses these devices and presents logic libraries which can be used in the digital synthesis of large integrated circuits using such devices through electronic design automation (EDA) tools.

1 Introduction


The growth of VLSI technology is one of the fastest observed in human history. This has been made possible by several milestone inventions. Initially, metal-oxide semiconductor field effect transistors (MOSFETs) had aluminum gates which were slow, large in area, unreliable, with high leakage currents. Then a self-aligned-gate process arrived in which the gates of the transistors were made with polycrystalline silicon [60], *not a metal*. The scaling of CMOS technology has accelerated in recent years and will arguably continue toward the 8 nm regime [4]. The superior properties of SiO₂ permit the fabrication of properly functioning devices with SiO₂ layers as thin as 1.5 nm. Further scaling of the SiO₂ layer thickness leads to tunneling gate leakage [4, 37, 52]. In addition, the small transistor size leads to very high electric fields across the gate oxide which causes the difficult problem of gate oxide leakage [41]. The use of ultra-low thickness gate oxide for short channel transistors presents the problem of gate oxide leakage in its ON, OFF, and transition states. These problems are mitigated by high- κ /metal-gate technology, in which the gate material is copper (*going back to metal from polysilicon*) and the gate oxide is a not silicon dioxide [7]. An insulator with a higher dielectric constant κ than that of SiO₂ ($= 3.9$) is used. Statistical characterization of high- κ /metal-gate digital gates as a function of process parameter variation is needed for design. In this chapter, a methodology is presented for PVT-aware high- κ /metal-gate logic library characterization. The methodology considers the process variation effects of 15 device parameters. First, statistical models for gate-induced-drain leakage (GIDL) current (\hat{I}_{GIDL}), off-current (\hat{I}_{OFF}) and drive current (\hat{I}_{ON}) are presented at device level. This is followed by statistical characterization of the library logic cells at room temperature. Statistical results for subthreshold current (\hat{I}_{sub}), GIDL current, dynamic current (\hat{I}_{dyn}) and delay are derived. This is followed by results for PVT-aware characterization of logic cells. The library can be used by circuit designers for digital synthesis and design exploration.

References

1. A. Chandrakasan, S.S., Brodersen, R.W.: Low Power CMOS Digital Design. *IEEE Journal of Solid-State Circuits* **27**(4), 473–484 (1992)
2. Akgul, B.E.S., Chakrapani, L.N., Korkmaz, P., Palem, K.V.: Probabilistic CMOS Technology: A Survey and Future Directions. In: *Proceedings of the IFIP International Conference on Very Large Scale Integration*, pp. 1–6 (2006)
3. Animesh, D., Goel, A., Cakici, R.T., Mahmoodi, H., Lekshmanan, D., Roy, K.: Modeling and circuit synthesis for independently controlled double gate finfet devices. In: *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, pp. 1957–1966 (2007). DOI 10.1109/TCAD.2007.896320
4. Association, S.I.: *International Technology Roadmap for Semiconductors (2002)*. <http://public.itrs.net>
5. Basu, S., Thakore, P., Vemuri, R.: Process Variation Tolerant Standard Cell Library Development Using Reduced Dimension Statistical Modeling and Optimization Techniques. In: *Proceedings of the International Symposium on Quality Electronic Design*, pp. 814–820 (2008)
6. Baumgartner, O., Karner, M., Kosina, H.: Modeling of High- κ -Metal-Gate-Stacks Using the Non-Equilibrium Greens Function Formalism. In: *Simulation of Semiconductor Processes and Devices*, pp. 353–356 (2008). DOI 10.1109/SISPAD.2008.4648310
7. Bohr, M.T., Chau, R.S., Ghani, T., Mistry, K.: The High- κ Solution. *IEEE Spectrum* **10**(10), 29–35 (2007)
8. Borkar, S., Karnik, T., De, V.: Design and reliability challenges in nanometer technologies. In: *Proceedings of the Design Automation Conference*, pp. 75–75 (2004)
9. Chang, S., H.Shin: Off-state leakage currents of mosfets with high- κ dielectrics. *Journal of the Korean Physical Society* **41**(6), 932–936 (2002)
10. Chantem, T., Dick, R.P., Hu, X.S.: Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs. In: *Proceedings of the Design, Automation and Test in Europe (DATE)*, pp. 288–293 (2008)
11. Charan, K., Panda, A.K., Noor, A., Sabharwal, S.: Design of a Humidity sensor with PVT Variations using AMI C5 CMOS Technology. In: *Proceedings of the International Conference on Recent Advances in Microwave Theory and Applications*, pp. 839–842 (2008)
12. Chau, R., S.Datta, Doczy, M., Kavalieros, J., Metz, M.: Gate Dielectric Scaling for High-Performance CMOS: From SiO₂ to High- κ . In: *Proceedings of the International Workshop on Gate Insulator*, pp. 124–126 (2003)
13. Chaudhuri, S., Jha, N.K.: 3D vs. 2D analysis of FinFET logic gates under process variations. *IEEE 29th International Conference on Computer Design (ICCD)* pp. 435–436 (2011). DOI 10.1109/ICCD.2011.6081437
14. Croon, J.A., Sansen, W., Maes, H.E.: *Matching Properties of Deep Sub-Micron Transistors*. Springer (2005)
15. Duarte, J.P., Paydavosi, N., Venugopalan, S., Sachid, A., Hu, C.: Unified FinFET compact model: Modelling Trapezoidal Triple-Gate FinFETs. In: *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, pp. 135–138 (2013). DOI 10.1109/SISPAD.2013.6650593
16. Garitselov, O., Mohanty, S.P., Kougianos, E.: Accurate Polynomial Metamodeling-Based Ultra-Fast Bee Colony Optimization of a Nano-CMOS PLL. *Journal of Low Power Electronics* **8**(3), 317–328 (2012)
17. Ghai, D.: *Variability Aware Low-Power Techniques for Nanoscale Mixed-Signal Circuits*. Ph.D. thesis, University of North Texas, Denton, TX, USA. (2009)
18. Ghai, D., Mohanty, S.P., Kougianos, E.: Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design. In: *Proceedings of the 9th International Symposium on Quality Electronic Design (ISQED)*, pp. 330–333 (2008)
19. Ghai, D., Mohanty, S.P., Kougianos, E., Patra, P.: A PVT Aware Accurate Statistical Logic Library for High- κ Metal-Gate Nano-CMOS. In: *Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009)*, pp. 47–54 (2009)
20. Ghai, D., Mohanty, S.P., Thakral, G.: Comparative Analysis of Double Gate FinFET Configurations for Analog Circuit Design. In: *Proceedings of the 56th IEEE International Midwest Symposium on Circuits & Systems (MWSCAS)*, pp. 809–812 (2013)
21. Golda, A., Kos, A.: Temperature influence on power consumption and time delay. In: *Proceedings of the Euromicro Symposium on Digital System Design*, pp. 378–382 (2003)
22. Gossman, H.J.L., Agarwal, A., Parrill, T., Rubin, L.M., Poate, J.M.: On the FinFET Extension Implant Energy. In: *IEEE Transactions on Nanotechnology*, vol. 2, pp. 285–290 (2003). DOI 10.1109/TNANO.2003.820783
23. Hu, C., Niknejad, A., Xi, X., Liu, W., Jin, X., Cao, K.M., Dunga, M., Ou, J.: BSIM4 MOS Models, Release 4.5.0. (2005). <http://www.device.eecs.berkeley.edu/~bsim3/bsim4.html>
24. Hu, C., Sriramkumar, V., Paydavosi, N., Duarte, J., Lu, D., Sourabh, K., Lin, C.H., Dunga, M., Yao, S., Niknejad, A.: BSIM FFinFET Model, Release 108.0.0 (2014). <http://www-device.eecs.berkeley.edu/bsim/index.php/2012/03/15/the-first-standard-finfet-model/>
25. Kim, D., Kang, Y., Kim, Y.: Simple and Accurate Modeling of Double-Gate FinFET Fin Body Variations. In: *International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)*, pp. 265–268 (2012). DOI 10.1109/SMACD.2012.6339390
26. Kougianos, E., Mohanty, S.P.: A Comparative Study on Gate Leakage and Performance of High- κ Nano-CMOS Logic Gates. *Taylor & Francis International Journal of Electronics (IJE)* **97**(9), 985–1005 (2010)
27. Kranti, A., G. A. Armstrong, G.: Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications. In: *IEEE Transactions on Electron Devices*, vol. 54, pp. 3308–3316 (2007). DOI 10.1109/TED.2007.908596
28. Lakshmikanthan, P., Sahni, K., Nunez, A.: Design of Ultra-Low Power Combinational Standard Library Cells Using A Novel Leakage Reduction Methodology. In: *Proceedings of the IEEE International SOC Conference*, pp. 93–94 (2006)
29. Lim, T., Kim, Y.: Effect of band-to-band tunnelling leakage on 28 nm mosfet design. *IEE Electronic Letters* **44**(2), 157–158 (2008)

30. Lin, T.Y., Lin, T.H., Tung, H.H., Lin, R.B.: Double-Via-Driven Standard Cell Library Design. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, pp. 1–6 (2007)
31. Manchanda, L., Busch, B., Green, M.L., Morris, M., van Dover, R.B., Kwo, R., Aravamudhan, S.: High K gate Dielectrics for the Silicon Industry. In: International Workshop on Gate Insulator, pp. 56–60 (2001)
32. Misra, D., Iwai, H., Wong, H.: High- κ Gate Dielectrics. The Electrochemical Society Interface **14**(2), 30–34 (2005)
33. Mistry, K., Allen, C., Auth, C., Beattie, B., Bergstrom, D., Bost, M., Brazier, M., Buehler, M., Cappellani, A., Chau, R., Choi, C.H., Ding, G., Fischer, K., Ghani, T., Grover, R., Han, W., Hanken, D., Hattendorf, M., He, J., Hicks, J., Huessner, R., Ingerly, D., Jain, P., James, R., Jong, L., Joshi, S., Kenyon, C., Kuhn, K., Lee, K., Liu, H., Maiz, J., McIntyre, B., Moon, P., Neiryck, J., Pae, S., Parker, C., Parsons, D., Prasad, C., Pipes, L., Prince, M., Ranade, P., Reynolds, T., Sandford, J., Shifren, L., Sebastian, J., Seiple, J., Simon, D., Sivakumar, S., Smith, P., Thomas, C., Troeger, T., Vandervoorn, P., Williams, S., Zawadzki, K.: A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 cu interconnect layers, 193nm dry patterning, and 100IEEE International Electron Devices Meeting (2007). DOI 10.1109/IEDM.2007.4418914
34. Mizuno, T., Okamura, J., Toriumi, A.: Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in mosfet's. IEEE Transactions on Electron Devices **41**(11), 2216–2221 (1994)
35. Mohanty, S.P.: Energy and Transient Power Minimization during Behavioral Synthesis. Ph.D. thesis, University of South Florida, Tampa, FL, USA (2003)
36. Mohanty, S.P.: Nanoelectronic Mixed-Signal System Design. 9780071825719. McGraw-Hill Education (2015)
37. Mohanty, S.P., Kougiannos, E.: Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates. In: Proceedings of the IEEE International Conference on Computer Design, pp. 210–215 (2006)
38. Mohanty, S.P., Kougiannos, E., Pradhan, D.K.: Simultaneous scheduling and binding for low gate leakage nano-cmos datapath circuit behavioral synthesis. IET Computers and Digital Techniques **2**(2), 118–131 (2008)
39. Mohanty, S.P., Mukherjee, V., Mahapatra, R.N.: A Comparative Analysis of Gate Leakage and Performance of High- κ Nanoscale CMOS Logic Gates. In: Proceedings of the 16th ACM/IEEE International Workshop on Logic and Synthesis (IWLS), pp. 31–38 (2007)
40. Mohanty, S.P., Ranganathan, N., Krishna, V.: Datapath Scheduling using Dynamic Frequency Clocking. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp. 65–70 (2002)
41. Mukherjee, V., Mohanty, S.P., Kougiannos, E.: A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits. In: Proceedings of the 23rd IEEE International Conference on Computer Design (ICCD 2005), pp. 431–437 (2005)
42. Narendar, V., Dattatray, R.W., Rai, S., Mishra, R.A.: Design of high-performance digital logic circuits based on finfet technology. International Journal of Computer Applications (2012)
43. Narendra, S.G., Chandrakasan, A.: Leakage in Nanometer CMOS technologies. Springer (2005)
44. Pei, G., AbrahamKedzierski, J.A., Oldiges, P., Leong, M., Kan, E.C.C.: Finfet design considerations based on 3-d simulation and analytical modeling. In: IEEE Transactions on Electron Devices, vol. 49, pp. 1411–1419 (2002). DOI 10.1109/TED.2002.801263
45. Rabaey, J.M., Chandrakasan, A., Nikolić, B.: Digital Integrated Circuits:2nd Edition. Prentice-Hall Publishers (2003)
46. Rachit, I.K., Bhat, M.S.: AutoLibGen: An open source tool for standard cell library characterization at 65nm technology. In: Proceedings of the International Conference on Electronic Design, pp. 1–6 (2008)
47. Rastogi, A., Ganeshpure, K., Kundu, S.: A Study on Impact of Leakage Current on Dynamic Power. In: Proceedings of the International Symposium on Circuits and Systems, pp. 1069–1072 (2007)
48. Rastogi, A., Ganeshpure, K., Sanyal, A., Kundu, S.: On composite leakage current maximization. Journal of Electronic Testing: Theory and Applications **24**(4), 405–420 (2008)
49. Sairam, T., Zhao, W., Cao, Y.: Optimizing FinFET Technology For High-Speed and Low-Power Design. In: ACM Great Lakes Symposium of VLSI, pp. 73–7 (2007)
50. Si2: Si2 Releases Open 45nm Library (2008). <https://www.si2.org/openeda.si2.org/projects/nangatelib>
51. Sill, F., You, J., Timmerman, D.: Design of Mixed Gates for Leakage Reduction. In: Proceedings of the 17th Great Lakes Symposium on VLSI, pp. 263–268 (2007)
52. Singh, J., Mathew, J., Mohanty, S.P., Pradhan, D.K.: Statistical Analysis of Steady State Leakage Currents in Nano-CMOS Devices. In: Proceedings of the IEEE Norchip conference, pp. 1–4 (2007)
53. Sundareswaran, S., Abraham, J.A., Ardelea, A.: Characterization of Standard Cells for Intra-Cell Mismatch Variations. In: Proceedings of the International Symposium on Quality Electronic Design, pp. 213–219 (2008)
54. Sundareswaran, S., Abraham, J.A., Panda, R., Ardelea, A.: Characterization of Standard Cells for Intra-Cell Mismatch Variations. IEEE Transactions on Semiconductor Manufacturing **22**(1), 40–49 (2009)
55. Swahn, B., Hassoun, S., Alam, S., Botha, D., Vidyarthi, A.: Thermal analysis of finfets and its application to gate sizing. In: TIMA Editions, Grenoble, France (2006)
56. SwahnB., Hassoun, S.: Gate sizing: finFETs vs 32nm bulk MOSFETs. In: 43rd ACM/IEEE Design Automation Conference., pp. 528 – 531 (2006). DOI 10.1109/DAC.2006.229286
57. Taur, Y.: CMOS design near the limit of scaling. IBM Journal on Research and Development **46**(2/3), 235–244 (2002)
58. Thakral, G.: Process-Voltage-Temperature Aware Nanoscale Circuit Optimization. Ph.D. thesis, University of North Texas, Denton, TX, USA. (2010)
59. Uppili, S.G., Allee, D.R., Venugopal, S.M., Clark, L.T., Shringarpure, R.: Standard cell library and automated design flow for circuits on flexible substrates. In: Proceedings of the Flexible Electronics & Displays Conference and Exhibition, pp. 1–5 (2009)
60. Vasdaz, L.L., Grove, A.S., Rowe, T.A., Moore, G.E.: Silicon Gate Technology. IEEE Spectrum **6**(10), 28–35 (1969)
61. Weste, N.H.E., Harris, D.: CMOS VLSI Design : A Circuit and Systems Perspective, 4th edn. Addison Wesley (2005)

62. Yang, M., Gusev, E.P., Jeong, M., Gluschenkov, O., Boyd, D.C., Chan, K.K., Kozlowsky, P.M., D'Emic, C.P., Sicina, R.M., Jamison, P.C., Chou, A.I.: Performance Dependence of CMOS on Silicon Substrate Orientation for Ultrathin and HfO₂ Gate Dielectrics. *IEEE Electron Device Letters* **24**(5), 339–341 (2003)
63. Yuan, X., Park, J.E., Wang, J., Zhao, E., Ahlgren, D., Hook, T., Yuan, J., Chan, V., Shang, H., Liang, C.H., Lindsay, R., Park, S., Choo, H.: Gate-Induced-Drain-Leakage Current in 45-nm CMOS Technology. In: *IEEE Transactions on Device and Materials Reliability*, vol. 8, pp. 501–508 (2008). DOI 10.1109/TDMR.2008.2002350
64. Zhao, W., Cao, Y.: New Generation of Predictive Technology Model for sub-45nm Design Exploration. In: *Proceedings of the International Symposium on Quality Electronic Design*, pp. 585–590 (2006)



Nano-CMOS and Post-CMOS Electronics: Devices and Modelling

The demand for ever smaller and portable electronic devices has driven metal oxide semiconductor-based (CMOS) technology to its physical limit with the smallest possible feature sizes. This presents various size-related problems such as high power leakage, low-reliability, and thermal effects, and is a limit on further miniaturization. To enable even smaller electronics, various nanodevices including carbon nanotube transistors, graphene transistors, tunnel transistors and memristors (collectively called post-CMOS devices) are emerging that could replace the traditional and ubiquitous silicon transistor. This book explores these nanoelectronics at the device level including modelling and design.

Topics covered include high-k dielectrics; high mobility n and p channels on gallium arsenide and silicon substrates using interfacial misfit dislocation arrays; anodic metal-insulator-metal (MIM) capacitors; graphene transistors; junction and doping free transistors; nanoscale gigh-k/metal-gate CMOS and FinFET based logic libraries; multiple-independent-gate nanowire transistors; carbon nanotubes for efficient power delivery; timing driven buffer insertion for carbon nanotube interconnects; memristor modeling; and neuromorphic devices and circuits.

This book is essential reading for researchers, research-focused industry designers/developers, and advanced students working on next-generation electronic devices and circuits.

Saraju Mohanty is Professor at the Department of Computer Science and Engineering, University of North Texas, where he is the director of NanoSystem Design Laboratory (NSDL). His research interests focus on Energy-Efficient High-Performance Secure Electronic Systems. Prof. Mohanty is an inventor of 4 US patents, and an author of 200 peer-reviewed articles and 3 books. Prof. Mohanty is the current Chair of Technical Committee on Very Large Scale Integration (TCVLSI) of the IEEE Computer Society, is on the editorial board of IET Circuits, Devices and Systems, Integration and Journal of Low Power Electronics, and serves on the organizing and program committee of several international conferences.

Ashok Srivastava is Professor of Engineering at the Division of Electrical & Computer Engineering of Louisiana State University, Baton Rouge, where his research interests lie in low-power VLSI design and testability for nanoscale transistors and integration, and nanoelectronics with focus on novel emerging devices and integrated circuit design based on carbon nanotubes, graphene and other reduced dimension 2D materials. He is the author of more than 160 technical papers including conference proceedings, book chapters, a patent and a book on Carbon Based Electronics. Prof. Srivastava serves on the Editorial Review Board of Modeling and Numerical Simulation of Material Science (MNSMS), Journal of Material Science and Chemical Engineering (JMSCE), The Scientific World Journal (Electronics) and is Editor-in-Chief of the Journal of Sensor Technology.

ISBN 978-1-84919-997-1



9 781849 199971 >

The Institution of Engineering and Technology

www.theiet.org

978-1-84919-997-1