

Jawar Singh · Saraju P. Mohanty  
Dhiraj K. Pradhan

# Robust SRAM Designs and Analysis

# Contents

<b>1</b>	<b>Introduction to SRAM .....</b>	<b>1</b>
1.1	CMOS technology scaling .....	1
1.2	Why SRAM? .....	3
1.3	SRAM Architecture .....	5
1.3.1	SRAM bitcell .....	7
1.3.2	Address Decoders.....	7
1.3.3	Precharge circuit .....	9
1.3.4	Sense Amplifiers.....	9
1.3.5	Write Drivers .....	12
1.4	SRAM design issues and challenges .....	13
1.4.1	Conflicting Device Size Requirements.....	14
1.4.2	Process Variation .....	16
1.4.3	Bitline Leakage Current.....	18
1.4.4	Partial Write Disturbance .....	19
1.4.5	Soft Errors .....	20
1.5	SRAM Bitcell Topologies .....	21
1.5.1	Non-isolated Read-port SRAM Bitcell Topologies.....	21
1.5.2	Isolated Read-port SRAM Bitcell Topologies .....	25
1.5.3	Low-Leakage Asymmetric SRAM Bitcell .....	28
1.6	Summary .....	29
<b>2</b>	<b>Design Metrics of SRAM Bitcell .....</b>	<b>31</b>
2.1	Standard 6T SRAM Bitcell: An overview .....	31
2.1.1	Read Operation .....	33
2.1.2	Read SNM Measurement.....	34
2.1.3	Write Operation .....	36
2.1.4	Write SNM Measurement .....	37
2.1.5	Relationships Between Transistor Drive Strengths .....	38
2.2	Other SRAM Bitcell Stability Metrics .....	39
2.2.1	N-Curve Stability Metrics .....	39
2.2.2	Static Voltage and Current Metrics .....	42

2.2.3	Power Metrics . . . . .	43
2.2.4	Dependencies of SPNM and WTP . . . . .	43
2.2.5	Dependence on the Bitcell Ratio . . . . .	45
2.2.6	Dependence on the Supply Voltage $V_{DD}$ . . . . .	45
2.3	Bitline Measurement Design Metrics . . . . .	46
2.3.1	Read Stability Measurement . . . . .	46
2.3.2	Writeability Measurement . . . . .	49
2.4	Dynamic Stability Analysis . . . . .	51
2.4.1	Dynamic Read Stability . . . . .	52
2.4.2	Dynamic Write Stability . . . . .	53
2.5	Summary . . . . .	57
<b>3</b>	<b>Single-ended SRAM Bitcell Design</b> . . . . .	59
3.1	Introduction . . . . .	59
3.2	SRAM Bitcell Topologies . . . . .	61
3.2.1	Transmission Gate Based Access 6T (TG-6T) SRAM Bitcell	61
3.2.2	Separate Read-Port 8T SRAM Bitcell . . . . .	63
3.3	Single-Ended 6T SRAM (SE-SRAM) Bitcell . . . . .	65
3.3.1	Array Organization of SE 6T SRAM Bitcell . . . . .	67
3.3.2	Read Operation . . . . .	67
3.3.3	Write Operation . . . . .	68
3.4	Read Stability and Write Ability Margins . . . . .	70
3.4.1	Read Stability Margin (SNM) . . . . .	70
3.4.2	Write-Ability Margin (WAM) . . . . .	72
3.5	Sizing of Read and Write Assist Transistors in SE 6T Bitcell . . . . .	75
3.5.1	Sizing of Read Assist Transistor . . . . .	75
3.5.2	Sizing of Write Assist Transistor . . . . .	79
3.5.3	Floor Plan to Eliminate the PWD . . . . .	80
3.6	Performance and Power Dissipation . . . . .	81
3.6.1	Read Access Time Distribution . . . . .	82
3.6.2	Power and Leakage Dissipation . . . . .	83
3.7	Summary . . . . .	85
<b>4</b>	<b>2-Port SRAM Bitcell Design</b> . . . . .	87
4.1	Introduction . . . . .	87
4.2	Existing 2-port SRAM Bitcells . . . . .	89
4.2.1	Standard 8T SRAM Bitcell . . . . .	89
4.2.2	Differential Biasing 7T SRAM Bitcell . . . . .	91
4.3	2-port 6T SRAM Bitcell . . . . .	92
4.3.1	Array Organization . . . . .	94
4.3.2	Read and Write Operations in 2-port 6T bitcell . . . . .	95
4.4	Reconfigured Read-port of a 2-port 6T Bitcell . . . . .	97
4.4.1	RBL Leakage and Gate Tunnelling Currents . . . . .	100
4.4.2	Read Bitline Leakage Scenario-1 . . . . .	100
4.4.3	Read Bitline Leakage Scenario-2 . . . . .	101

Contents	xi
4.5 Simultaneous Read/Write Access in 2-port 6T-SRAM . . . . . 4.5.1 Reading Word A . . . . . 4.5.2 Writing Word A . . . . . 4.5.3 Simultaneous R/W Word A and C . . . . . 4.6 SRAM Process Variation Sensitivity . . . . . 4.7 Area, Power and Performance of the 2-port SRAM Bitcells . . . . . 4.7.1 Area Overhead with Multi-Port Capabilities . . . . . 4.7.2 Power Dissipation . . . . . 4.7.3 Performance . . . . . 4.8 Summary . . . . .  <b>5 SRAM Bitcell Design using Unidirectional Devices</b> . . . . . 5.1 Introduction . . . . . 5.2 Tunneling Transistors . . . . . 5.3 Development of TFETs Behavioural Model . . . . . 5.4 Implications of Asymmetric Current on SRAM Design . . . . . 5.4.1 Inward Access Transistors SRAM Bitcell Topology . . . . . 5.4.2 Outward Access Transistors SRAM Bitcell Topology . . . . . 5.5 A Case Study of a 6T TFET SRAM Bitcell Design . . . . . 5.5.1 Read Operation in 6T TFET SRAM bitcell . . . . . 5.5.2 Write Operation in 6T TFET SRAM bitcell . . . . . 5.6 SRAM Bitcell Design Metrics . . . . . 5.6.1 SRAM Bitcell Stability . . . . . 5.6.2 SRAM Bitcell Performance . . . . . 5.6.3 Leakage Power . . . . . 5.6.4 Area . . . . . 5.7 Summary . . . . .  <b>6 NBTI and its effect on SRAM</b> . . . . . 6.1 Introduction . . . . . 6.2 The Physics of Negative Bias Temperature Instability (NBTI) and Its Impact . . . . . 6.3 NBTI Model . . . . . 6.4 SRAM Bitcells Under NBTI . . . . . 6.5 Leakage Energy Saving Techniques in Caches . . . . . 6.5.1 Leakage Energy Saving Cache Configurations . . . . . 6.6 Stability Recovery under Different Cache Configurations . . . . . 6.6.1 Read SNM Recovery . . . . . 6.6.2 WNM Recovery . . . . . 6.7 Effect of NBTI Under Process Variation . . . . . 6.7.1 Read SNM Distribution Under Process Variation . . . . . 6.7.2 Leakage Current Distribution Under Process Variations . . . . . 6.8 Summary . . . . . References . . . . .	104 104 105 106 106 111 111 112 114 116  117 117 119 124 126 129 131 134 135 135 138 139 140 143 143 143  147 147 149 154 154 158 160 161 162 163 163 164 167 167 169

## References

1. Agarwal, A., Li, H., Roy, K.: A single-vt low-leakage gated-ground cache for deep submicron. Solid-State Circuits, IEEE Journal of **38**(2), 319–328 (2003)
2. Agarwal, K., Nassif, S.: Statistical analysis of sram cell stability. In: DAC '06: Proceedings of the 43rd annual conference on Design automation, pp. 57–62. ACM Press (2006)
3. A.J.Bhavnagarwala, Tang, X., J.D., M.: The impact of intrinsic device fluctuations on cmos sram cell stability. IEEE Journal of Solid-State Circuits **36**, 658–665 (2001)
4. Alam, M.A., Mahapatra, S.: A comprehensive model of pmos nbti degradation. Microelectronics Reliability **45**(1), 71 – 81 (2005). DOI DOI: 10.1016/j.microrel.2004.03.019. URL <http://www.sciencedirect.com/science/article/B6V47-4D0Y2H7-1/2/7717df9170a06e98ea4d727d74b6c2e0>
5. Aly, R., Bayoumi, M.: Low-power cache design using 7t sram cell. Circuits and Systems II: Express Briefs, IEEE Transactions on **54**(4), 318–322 (2007)
6. Amelifard, B., Fallah, F., Pedram, M.: Leakage minimization of sram cells in a dual- and dual- technology. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on **16**(7), 851 –860 (2008). DOI 10.1109/TVLSI.2008.2000459
7. Anis, M., Areibi, S., Elmasry, M.: Design and optimization of multithreshold cmos (mtcmos) circuits. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on **22**(10), 1324–1342 (2003)
8. Arnaud, F., Boeuf, F., Salvetti, F., Lenoble, D., Wacquant, F., Regnier, C., Morin, P., Emonet, N., Denis, E., Oberlin, J., Ceccarelli, D., Vannier, P., Imbert, G., Sicard, A., Perrot, C., Belmont, O., Guilmeau, I., Sassoulas, P., Delmedico, S., Palla, R., Leverd, F., Beverina, A., DeJonghe, V., Broekaart, M., Pain, L., Todeschini, J., Charpin, M., Laplanche, Y., Neira, D., Vachellerie, V., Borot, B., Devoivre, T., Bicais, N., Hinschberger, B., Pantel, R., Revil, N., Parthasarathy, C., Planes, N., Brut, H., Farkas, J., Uginet, J., Stolk, P., Woo, M.: A functional 0.69 mu;m2 embedded 6t-sram bit cell for 65 nm cmos platform. In: VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on, pp. 65 – 66 (2003). DOI 10.1109/VLSIT.2003.1221088
9. Azizi, N., Najm, F., Moshovos, A.: Low-leakage asymmetric-cell sram. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on **11**(4), 701–715 (2003). DOI 10.1109/TVLSI.2003.816139
10. Ball, M., Rosal, J., McKee, R., Loh, W., Houston, T., Garcia, R., Raval, J., Li, D., Hollingsworth, R., Gury, R., Eklund, R., Vaccani, J., Castellano, B., Piacibello, F., Ashburn, S., Tsao, A., Krishnan, A., Ondrussek, J., Anderson, T.: A screening methodology for vmin drift in sram arrays with application to sub-65nm nodes. In: Electron Devices Meeting, 2006. IEDM '06. International, pp. 1–4 (2006). DOI 10.1109/IEDM.2006.346883
11. Bhavnagarwala, A., Kosonocky, S., Kowalczyk, S., Joshi, R., Chan, Y., Srinivasan, U., Wadhwa, J.: A transregional cmos sram with single, logic vdd and dynamic power rails. VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on pp. 292–293 (2004)
12. Bhavnagarwala, A., Kosonocky, S., Radens, C., Chan, Y., Stawiasz, K., Srinivasan, U., Kowalczyk, S., Ziegler, M.: A sub-600-mv, fluctuation tolerant 65-nm cmos sram array with dynamic cell biasing. Solid-State Circuits, IEEE Journal of **43**(4), 946 –955 (2008). DOI 10.1109/JSSC.2008.917506
13. Bhavnagarwala, A., Kosonocky, S., Radens, C., Stawiasz, K., Mann, R., Ye, Q., Chin, K.: Fluctuation limits amp; scaling opportunities for cmos sram cells. In: Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, pp. 659 –662 (2005)
14. Bhuwalka, K., Sedlmaier, S., Ludsteck, A., Tolksdorf, C., Schulze, J., Eisele, I.: Vertical tunnel field-effect transistor. Electron Devices, IEEE Transactions on **51**(2), 279–282 (2004). DOI 10.1109/TED.2003.821575
15. Boeuf, F., Arnaud, F., Boccaccio, C., Salvetti, F., Todeschini, J., Pain, L., Jurdit, M., Manakli, S., Icard, B., Planes, N., Gierczynski, N., Denorme, S., Borot, B., Ortolland, C., Duriez, B., Tavel, B., Gouraud, P., Broekaart, M., Dejonghe, V., Brun, P., Guyader, F., Morini, P.,

- Reddy, C., Aminpur, M., Laviron, C., Smith, S., Jacquemin, J., Mellier, M., Andre, F., Bicais-Lepinay, N., Jullian, S., Bustos, J., Skotnicki, T.: 0.248  $\mu\text{m}^2$  and 0.334  $\mu\text{m}^2$  conventional bulk 6t-sram bit-cells for 45nm node low cost - general purpose applications. In: VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on, pp. 130 – 131 (2005). DOI 10.1109/2005.1469240
16. Borkar, S.: Design challenges of technology scaling. *Micro, IEEE* **19**(4), 23–29 (1999). DOI 10.1109/40.782564
  17. Calhoun, B., Chandrakasan, A.: Static noise margin variation for sub-threshold sram in 65-nm cmos. *Solid-State Circuits, IEEE Journal of* **41**(7), 1673–1679 (2006). DOI 10.1109/JSSC.2006.873215
  18. Calhoun, B., Daly, D., Verma, N., Finchelstein, D., Wentzloff, D., Wang, A., Cho, S.H., Chandrakasan, A.: Design considerations for ultra-low energy wireless microsensor nodes. *Computers, IEEE Transactions on* **54**(6), 727–740 (2005). DOI 10.1109/TC.2005.98
  19. Calhoun, B.H., Chandrakasan, A.P.: A 256-kb 65-nm sub-threshold sram design for ultra-low-voltage operation. *Solid-State Circuits, IEEE Journal of* **42**(3), 680–688 (2007)
  20. Carlson, I., Andersson, S., Natarajan, S., Alvandpour, A.: A high density, low leakage, 5t sram for embedded caches. *Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European* pp. 215–218 (2004)
  21. Chang, H., Sapteekar, S.: Full-chip analysis of leakage power under process variations, including spatial correlations. In: Design Automation Conference, 2005. Proceedings. 42nd, pp. 523 – 528 (2005). DOI 10.1109/DAC.2005.193865
  22. Chang, L., Fried, D., Hergenrother, J., Sleight, J., Dennard, R., Montoye, R., Sekaric, L., McNab, S., Topol, A., Adams, C., Guarini, K., Haensch, W.: Stable sram cell design for the 32 nm node and beyond. *VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on* pp. 128–129 (14-16 June 2005)
  23. Chang, L., Montoye, R., Nakamura, Y., Batson, K., Eickemeyer, R., Dennard, R., Haensch, W., Jamsek, D.: An 8t-sram for variability tolerance and low-voltage operation in high-performance caches. *Solid-State Circuits, IEEE Journal of* **43**(4), 956–963 (2008)
  24. Chang, L., Nakamura, Y., Montoye, R., Sawada, J., Martin, A., Kinoshita, K., Gebara, F., Agarwal, K., Acharyya, D., Haensch, W., Hosokawa, K., Jamsek, D.: A 5.3ghz 8t-sram with operation down to 0.41v in 65nm cmos. *VLSI Circuits, 2007 IEEE Symposium on* pp. 252–253 (2007)
  25. Chang, Y.J., Lai, F.: Dynamic zero-sensitivity scheme for low-power cache memories. *Micro, IEEE* **25**(4), 20–32 (2005). DOI 10.1109/MM.2005.64
  26. Chen, G., Chuah, K., Li, M., Chan, D., Ang, C., Zheng, J., Jin, Y., Kwong, D.: Dynamic nbtii of pmos transistors and its impact on device lifetime. In: Reliability Physics Symposium Proceedings, 2003. 41st Annual. 2003 IEEE International, pp. 196 – 202 (2003)
  27. Chen, G., Shetty, R., Kandemir, M., Vijaykrishnan, N., Irwin, M., Wolczko, M.: Tuning garbage collection in an embedded java environment. In: High-Performance Computer Architecture, 2002. Proceedings. Eighth International Symposium on, pp. 92–103 (2002)
  28. Chen, G.K., Blaauw, D., Mudge, T., Sylvester, D., Kim, N.S.: Yield-driven near-threshold sram design. In: ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, pp. 660–666. IEEE Press, Piscataway, NJ, USA (2007)
  29. Cragon, H.G.: Memory systems and pipelined processors. Chapter 1 , Jones and Barlett Publishers
  30. Dennard, R.H.: Field-effect transistor memory. US Patent 3387286 (1968)
  31. Enomoto, T., Oka, Y., Shikano, H.: A self-controllable voltage level (svl) circuit and its low-power high-speed cmos circuit applications. *Solid-State Circuits, IEEE Journal of* **38**(7), 1220–1226 (2003)
  32. Fair, R., Wivell, H.: Zener and avalanche breakdown in as-implanted low-voltage si n-p junctions. *Electron Devices, IEEE Transactions on* **23**(5), 512–518 (1976)
  33. Fischer, T., Amirante, E., Huber, P., Nirschl, T., Olbrich, A., Ostermayr, M., Schmitt-Landsiedel, D.: Analysis of read current and write trip voltage variability from a 1-mb sram test structure. *Semiconductor Manufacturing, IEEE Transactions on* **21**(4), 534 –541 (2008). DOI 10.1109/TSM.2008.2004329

34. Gierczynski, N., Borot, B., Planes, N., Brut, H.: A new combined methodology for write-margin extraction of advanced sram. In: Microelectronic Test Structures, 2007. ICMTS '07. IEEE International Conference on, pp. 97–100 (2007). DOI 10.1109/ICMTS.2007.374463
35. Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Read stability and write-ability analysis of sram cells for nanometer technologies. *IEEE Journal of Solid-State Circuits* **41**(11), 2577–2588 (2006)
36. Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Read stability and write-ability analysis of sram cells for nanometer technologies. *Solid-State Circuits, IEEE Journal of* **41**(11), 2577–2588 (2006). DOI 10.1109/JSSC.2006.883344
37. Guo, Z., Carlson, A., Pang, L.T., Duong, K., Liu, T.J.K., Nikolic, B.: Large-scale read/write margin measurement in 45nm cmos sram arrays. In: VLSI Circuits, 2008 IEEE Symposium on, pp. 42–43 (2008). DOI 10.1109/VLSIC.2008.4585944
38. Guo, Z., Carlson, A., Pang, L.T., Duong, K., Liu, T.J.K., Nikolic, B.: Large-scale sram variability characterization in 45 nm cmos. *Solid-State Circuits, IEEE Journal of* **44**(11), 3174–3192 (2009). DOI 10.1109/JSSC.2009.2032698
39. Gupta, V., Anis, M.: Statistical design of the 6t sram bit cell. *Circuits and Systems I: Regular Papers, IEEE Transactions on* **57**(1), 93–104 (2010). DOI 10.1109/TCSI.2009.2016633
40. Heald, R., P.Wang: Variability in sub-100nm sram designs. In: International Conference on Computer Aided Design, pp. 347–352 (2004)
41. Heald, R., Wang, P.: Variability in sub-100nm sram designs. In: Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on, pp. 347–352 (2004)
42. Hennessy, J.L., Patterson, D.: Computer architecture: A quantitative approach. Chapter 5, Morgan Kaufman (2006)
43. Hirose, T., Kuriyama, H., Murakami, S., Yuzuriha, K., Mukai, T., Tsutsumi, K., Nishimura, Y., Kohno, Y., Anami, K.: A 20 ns 4 mb cmos sram with hierarchical word decoding architecture. In: Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., 1990 IEEE International, pp. 132–133 (1990). DOI 10.1109/ISSCC.1990.110162
44. Hobson, R.: A new single-ended sram cell with write-assist. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* **15**(2), 173–181 (2007)
45. Hurkx, G., Klaassen, D., Knuvers, M.: A new recombination model for device simulation including tunneling. *Electron Devices, IEEE Transactions on* **39**(2), 331–338 (1992). DOI 10.1109/16.121690
46. Ieong, M., Solomon, P., Laux, S., Wong, H.S., Chidambaram, D.: Comparison of raised and schottky source/drain mosfets using a novel tunneling contact model. In: Electron Devices Meeting, 1998. IEDM '98 Technical Digest., International, pp. 733–736 (1998). DOI 10.1109/IEDM.1998.746461
47. Itoh, K., Sasaki, K., Nakagome, Y.: Trends in low-power ram circuit technologies. *Proceedings of the IEEE* **83**(4), 524–543 (1995). DOI 10.1109/5.371965
48. ITRS: International technology road map for semiconductors, test and test equipments. <http://public.itrs.net/> (2006)
49. Kaffashian, M.H., Lotfi, R., Mafinezhad, K., Mahmoodi, H.: Impact of nbt on performance of domino logic circuits in nano-scale cmos. *Microelectronics Journal* **42**(12), 1327 – 1334 (2011). DOI 10.1016/j.mejo.2011.09.009. URL <http://www.sciencedirect.com/science/article/pii/S0026269211001984>
50. Kang, K., Kufluoglu, H., Alain, M., Roy, K.: Efficient transistor-level sizing technique under temporal performance degradation due to nbt. In: Computer Design, 2006. ICCD 2006. International Conference on, pp. 216–221 (2006). DOI 10.1109/ICCD.2006.4380820
51. Kao, J., Chandrakasan, A., Antoniadis, D.: Transistor sizing issues and tool for multi-threshold cmos technology. *Design Automation Conference, 1997. Proceedings of the 34th* pp. 409–414 (1997)
52. Kao, J., Narendra, S., Chandrakasan, A.: Mtcmos hierarchical sizing based on mutual exclusive discharge patterns. In: DAC '98: Proceedings of the 35th annual conference on Design automation, pp. 495–500 (1998)

53. Kawaguchi, H., Kanda, K., Nose, K., Hattori, S., Dwi, D., Antono, D., Yamada, D., Miyazaki, T., Inagaki, K., Hiramoto, T., Sakurai, T.: A 0.5v, 400mhz, v00-hopping processor with zero-vth fd-soi technology. In: Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, pp. 106–481 vol.1 (2003). DOI 10.1109/ISSCC.2003.1234227
54. Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: exploiting generational behavior to reduce cache leakage power. In: Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on, pp. 240–251 (2001). DOI 10.1109/ISCA.2001.937453
55. Khalil, D., Khellah, M., Kim, N.S., Ismail, Y., Karnik, T., De, V.: Accurate estimation of sram dynamic stability. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on **16**(12), 1639–1647 (2008). DOI 10.1109/TVLSI.2008.2001941
56. Khare, M., Ku, S., Donaton, R., Greco, S., Brodsky, C., Chen, X., Chou, A., DellaGuardia, R., Deshpande, S., Doris, B., Fung, S., Gabor, A., Gribelyuk, M., Holmes, S., Jamin, F., Lai, W., Lee, W., Li, Y., McFarland, P., Mo, R., Mittl, S., Narasimha, S., Nielsen, D., Purtell, R., Rausch, W., Sankaran, S., Snare, J., Tsou, L., Vayshenker, A., Wagner, T., Wehella-Gamage, D., Wu, E., Wu, S., Yan, W., Barth, E., Ferguson, R., Gilbert, P., Schepis, D., Sekiguchi, A., Goldblatt, R., Welser, J., Muller, K., Agnello, P.: A high performance 90nm soi technology with 0.992 m<sup>2</sup> 6t-sram cell. In: Electron Devices Meeting, 2002. IEDM '02. Digest. International, pp. 407–410 (2002). DOI 10.1109/IEDM.2002.1175865
57. Kim, D., Lee, Y., Cai, J., Lauer, I., Chang, L., Koester, S.J., Sylvester, D., Blaauw, D.: Low power circuit design based on heterojunction tunneling transistors (hetts). In: Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, ISLPED '09, pp. 219–224. ACM, New York, NY, USA (2009). DOI <http://doi.acm.org/10.1145/1594233.1594287>. URL <http://doi.acm.org/10.1145/1594233.1594287>
58. Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans. Very Large Scale Integr. Syst. **12**(2), 167–184 (2004)
59. Kim, T.H., Liu, J., Keane, J., Kim, C.: A 0.2 v, 480 kb subthreshold sram with 1 k cells per bitline for ultra-low-voltage computing. Solid-State Circuits, IEEE Journal of **43**(2), 518–529 (2008)
60. Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., Horiuchi, T.: The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on mosfet scaling. In: VLSI Technology, 1999. Digest of Technical Papers. 1999 Symposium on, pp. 73–74 (1999). DOI 10.1109/VLSIT.1999.799346
61. Kiyoo, I., Katsuro, S., Yoshinobu, N.: Trends in low-power ram circuit technologies. Proceedings of the IEEE **83**, 524–543 (April 1995)
62. Krishnan, A., Reddy, V., Chakravarthi, S., Rodriguez, J., John, S., Krishnan, S.: Nbtii impact on transistor and circuit: models, mechanisms and scaling effects [mosfets]. In: Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International, pp. 14.5.1–14.5.4 (2003). DOI 10.1109/IEDM.2003.1269296
63. Kulkarni, J., Kim, K., Roy, K.: A 160 mv robust schmitt trigger based subthreshold sram. Solid-State Circuits, IEEE Journal of **42**(10), 2303–2313 (Oct. 2007)
64. Kumar, S., Kim, K., Sapatnekar, S.: Impact of nbtii on sram read stability and design for reliability. In: Quality Electronic Design, 2006. ISQED '06. 7th International Symposium on, pp. 6 pp.–218 (2006). DOI 10.1109/ISQED.2006.73
65. La Rosa, G., Ng, W.L., Rauch, S., Wong, R., Sudijono, J.: Impact of nbtii induced statistical variation to sram cell stability. In: Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International, pp. 274–282 (2006). DOI 10.1109/RELPHY.2006.251228
66. Lee, D., Kwong, W., Blaauw, D., Sylvester, D.: Analysis and minimization techniques for total leakage considering gate oxide leakage. Design Automation Conference, 2003. Proceedings pp. 175–180 (2003)
67. Lee, S., Sakurai, T.: Run-time voltage hopping for low-power real-time systems. In: Design Automation Conference, 2000. Proceedings 2000. 37th, pp. 806–809 (2000)

68. Leobandung, E., Nayakama, H., Mocuta, D., Miyamoto, K., Angyal, M., Meer, H., McStay, K., Ahsan, I., Allen, S., Azuma, A., Belyansky, M., Bentum, R.V., Cheng, J., Chidambaram, D., Dirahoui, B., Fukasawa, M., Gerhardt, M., Gribelyuk, M., Halle, S., Harifuchi, H., Harmon, D., Heaps-Nelson, J., Hichri, H., Ida, K., Inohara, M., Inouc, I., Jenkins, K., Kawamura, T., Kim, B., Ku, S.K., Kumar, M., Lane, S., Liebmann, L., Logan, R., Melville, I., Miyashita, K., Mocuta, A., O'Neil, P., Ng, M.F., Nogami, T., Nomura, A., Norris, C., Nowak, E., Ono, M., Panda, S., Penny, C., Radens, C., Ramachandran, R., Ray, A., Rhee, S.H., Ryan, D., Shinohara, T., Sudo, G., Sugaya, F., Strane, J., Tan, Y., Tsou, L., Wang, L., Wirbeleit, F., Wu, S., Yamashita, T., Yan, H., Ye, Q., Yoneyama, D., Zamdmer, D., Zhong, H., Zhu, H., Zhu, W., Agnello, P., Bukofsky, S., Bronner, G., Crabbe, E., Freeman, G., Huang, S.F., Ivers, T., Kuroda, H., McHerron, D., Pellerin, J., Toyoshima, Y., Subbanna, S., Kepler, N., Su, L.: High performance 65 nm soi technology with dual stress liner and low capacitance sram cell. In: VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on, pp. 126 – 127 (2005). DOI 10.1109/2005.1469238
69. Li, L., Kadayif, I., Tsai, Y.F., Narayanan, V., Kandemir, M., Irwin, M.J., Sivasubramaniam, A.: Managing leakage energy in cache hierarchies. Journal of Instruction-Level Parallelism (JILP) **5** (2003)
70. Li, L., Kadayif, I., Tsai, Y.F., Vijaykrishnan, N., Kandemir, M., Irwin, M., Sivasubramaniam, A.: Leakage energy management in cache hierarchies. In: Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference on, pp. 131–140 (2002). DOI 10.1109/PACT.2002.1106012
71. Li, X., Qin, J., Huang, B., Zhang, X., Bernstein, J.: Sram circuit-failure modeling and reliability simulation with spice. Device and Materials Reliability, IEEE Transactions on **6**(2), 235–246 (2006). DOI 10.1109/TDMR.2006.876568
72. Lin, J., Toh, E., Shen, C., Sylvester, D., Heng, C., Samudra, G., Yeo, Y.: Compact hspice model for imos device. Electronics Letters **44**(2), 91–92 (2008). DOI 10.1049/el:20083116
73. Liu, Z., Kursun, V.: Characterization of a novel nine-transistor sram cell. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on **16**(4), 488–492 (2008)
74. Mahapatra, S., Kumar, P., Alam, M.: Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-mosfets. Electron Devices, IEEE Transactions on **51**(9), 1371–1379 (2004). DOI 10.1109/TED.2004.833592
75. Mahmoodi, H., Mukhopadhyay, S., Roy, K.: Estimation of delay variations due to random-dopant fluctuations in nanoscale cmos circuits. Solid-State Circuits, IEEE Journal of **40**(9), 1787–1796 (2005)
76. Mann, R.W., Abadeer, W.W., Breitwisch, M.J., Bula, O., Brown, J.S., Colwill, B.C., Cotterell, P.E., Crocco, W.T., Furkay, S.S., Hauser, M.J., Hook, T.B., Hoyniak, D., Johnson, J.M., Lam, C.M., Mih, R.D., Rivard, J., Moriwaki, A., Phipps, E., Putnam, C.S., Rainey, B.A., Toomey, J.J., Younus, M.I.: Ultralow-power sram technology. IBM Journal of Research and Development **47**(5.6), 553 –566 (2003). DOI 10.1147/rd.475.0553
77. van der Meer, P., van Staveren, A., van Roermund, A.: Ultra-low standby-currents for deep sub-micron vlsi cmos circuits: smart series switch. In: Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, vol. 4, pp. 1–4 vol.4 (2000). DOI 10.1109/ISCAS.2000.858673
78. Meterelliyo, M., Kulkarni, J.P., Roy, K.: Thermal analysis of 8-t sram for nano-scaled technologies. In: ISLPED '08: Proceeding of the thirteenth international symposium on Low power electronics and design, pp. 123–128. ACM, New York, NY, USA (2008). DOI <http://doi.acm.org/10.1145/1393921.1393953>
79. Mookerjea, S., Datta, S.: Comparative study of si, ge and inas based steep subthreshold slope tunnel transistors for 0.25v supply voltage logic applications. In: Device Research Conference, 2008, pp. 47–48 (2008). DOI 10.1109/DRC.2008.4800730
80. Mookerjea, S., Krishnan, R., Datta, S., Narayanan, V.: On enhanced miller capacitance effect in inter-band tunnel transistors. Electron Device Letters (In Press), IEEE (2009)
81. Moore, G.: Cramming more components onto integrated circuits. Electronics **38**(8), 534–539 (1965)

82. Moshovos, A., Falsafi, B., Najm, F., Azizi, N.: A case for asymmetric-cell cache memories. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on **13**(7), 877–881 (2005). DOI 10.1109/TVLSI.2005.850127
83. Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Modeling of failure probability and statistical design of sram array for yield enhancement in nanoscaled cmos. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on **24**(12), 1859–1880 (2005). DOI 10.1109/TCAD.2005.852295
84. Nii, K., Masuda, Y., Yabuuchi, M., Tsukamoto, Y., Ohbayashi, S., Imaoka, S., Igarashi, M., Tomita, K., Tsuboi, N., Makino, H., Ishibashi, K., Shinohara, H.: A 65 nm ultra-high-density dual-port sram with 0.71um 8t-cell for soc. VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on pp. 130–131 (2006)
85. Ohbayashi, S., Yabuuchi, M., Kono, K., Oda, Y., Imaoka, S., Usui, K., Yonezu, T., Iwamoto, T., Nii, K., Tsukamoto, Y., Arakawa, M., Uchida, T., Okada, M., Ishii, A., Yoshihara, T., Makino, H., Ishibashi, K., Shinohara, H.: A 65 nm embedded sram with wafer level burn-in mode, leak-bit redundancy and cu e-trim fuse for known good die. Solid-State Circuits, IEEE Journal of **43**(1), 96–108 (2008)
86. Ohbayashi, S., Yabuuchi, M., Nii, K., Tsukamoto, Y., Imaoka, S., Oda, Y., Yoshihara, T., Igarashi, M., Takeuchi, M., Kawashima, H., Yamaguchi, Y., Tsukamoto, K., Inuishi, M., Makino, H., Ishibashi, K., Shinohara, H.: A 65-nm soc embedded 6t-sram designed for manufacturability with read and write operation stabilizing circuits. Solid-State Circuits, IEEE Journal of **42**(4), 820–829 (2007)
87. Patterson, D.A., Hennessy, J.L.: Computer architecture: a quantitative approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (1990)
88. Paul, B., Kang, K., Kufluoglu, H., Alam, M., Roy, K.: Impact of nbt on the temporal performance degradation of digital circuits. Electron Device Letters, IEEE **26**(8), 560–562 (2005). DOI 10.1109/LED.2005.852523
89. PTM: Predictive technology model. In: Nanoscale Integration and Modeling (NIMO) Group at ASU. <http://www.eas.asu.edu/ptm/> (2008)
90. Reddick, W.M., Amaralunga, G.A.J.: Silicon surface tunnel transistor. Applied Physics Letters **67**(4), 494–496 (1995). DOI 10.1063/1.114547. URL <http://link.aip.org/link/?APL/67/494/1>
91. Reddy, V., Krishnan, A., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., Krishnan, S.: Impact of negative bias temperature instability on digital circuit reliability. In: Reliability Physics Symposium Proceedings, 2002. 40th Annual, pp. 248–254 (2002). DOI 10.1109/RELPHY.2002.996644
92. Ricketts, A., Singh, J., Ramakrishnan, K., Vijaykrishnan, N., Pradhan, D.: Investigating the impact of nbt on different power saving cache strategies. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2010, pp. 592 –597 (2010)
93. Schenck, A.: Rigorous theory and simplified model of the band-to-band tunneling in silicon. Solid-State Electronics **36**(1), 19 – 34 (1993). DOI DOI: 10.1016/0038-1101(93)90065-X. URL <http://www.sciencedirect.com/science/article/B6TY5-46VC2XP-VV/2/4c4c69fef08ec975219a32ff521d55d6>
94. Schroder, D.K., Babcock, J.A.: Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. Journal of Applied Physics **94**(1), 1–18 (2003). DOI 10.1063/1.1567461. URL <http://link.aip.org/link/?JAP/94/1/1>
95. Seevinck, E., List, F., Lohstroh: Static-noise margin analysis of mos sram cells. Journal of Solid-State Circuits **25** (2), 784–754 (1987)
96. Seevinck, E., List, F., Lohstroh, J.: Static-noise margin analysis of mos sram cells. Solid-State Circuits, IEEE Journal of **22**(5), 748–754 (1987)
97. SENTAUROS, S.: TCAD Sentaurus Device Manual, Release: Z-2007.03. Synopsys (2003)
98. Singh, J., Mathew, J., Pradhan, D., Mohanty, S.: Failure analysis for ultra low power nanocomos sram under process variations. In: SOC Conference, 2008 IEEE International, pp. 251 –254 (2008). DOI 10.1109/SOCC.2008.4641522

99. Singh, J., Pradhan, D.K., Hollis, S., Mohanty, S.P., Mathew, J.: Single ended 6t sram with isolated read-port for low-power embedded systems. Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09 (2009)
100. Singh, J., Ramakrishnan, K., Mookerjea, S., Datta, S., Vijaykrishnan, N., Pradhan, D.: A novel si-tunnel fet based sram design for ultra low-power 0.3v vdd applications. In: Proceedings of the 2010 Asia and South Pacific Design Automation Conference, ASPDAC '10, pp. 181–186. IEEE Press, Piscataway, NJ, USA (2010). URL <http://portal.acm.org/citation.cfm?id=1899721.1899761>
101. Suzuki, T., Yamagami, Y., Hatanaka, I., Shibayama, A., Akamatsu, H., Yamauchi, H.: A sub-0.5-v operating embedded sram featuring a multi-bit-error-immune hidden-ecc scheme. Solid-State Circuits, IEEE Journal of **41**(1), 152 – 160 (2006). DOI 10.1109/JSSC.2005.859029
102. Suzuki, T., Yamauchi, H., Yamagami, Y., Satomi, K., Akamatsu, H.: A stable 2-port sram cell design against simultaneously read/write-disturbed accesses. Solid-State Circuits, IEEE Journal of **43**(9), 2109–2119 (2008)
103. Sylvester, D.: Low power circuit design based on heterojunction tunneling transistors. In: Device Research Conference, Steep Slope or Slippery Slope, Rump Session, pp. 47–48 (2009). DOI 10.1109/DRC.2008.4800730
104. Takeda, K., Hagiwara, Y., Aimoto, Y., Nomura, M., Nakazawa, Y., Ishii, T., Kobatake, H.: A read-static-noise-margin-free sram cell for low-vdd and high-speed applications. IEEE Journal of Solid-State Circuits **41**(1), 113–121 (2006)
105. Takeuchi, K., Fukai, T., Tsunomura, T., Putra, A., Nishida, A., Kamohara, S., Hiramoto, T.: Understanding random threshold voltage fluctuation by comparing multiple fabs and technologies. Electron Devices Meeting, 2007. IEDM 2007. IEEE International pp. 467–470 (2007)
106. Toh, S.O., Guo, Z., Liu, T.J.K., Nikolic, B.: Characterization of dynamic sram stability in 45 nm cmos. Solid-State Circuits, IEEE Journal of **46**(11), 2702 –2712 (2011). DOI 10.1109/JSSC.2011.2164300
107. Vattikonda, R., Wang, W., Cao, Y.: Modeling and minimization of pmos nbti effect for robust nanometer design. In: Design Automation Conference, 2006 43rd ACM/IEEE, pp. 1047–1052 (2006). DOI 10.1109/DAC.2006.229436
108. Verma, N., Chandrakasan, A.P.: A 256kb 65nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy. IEEE Journal of Solid-State Circuits **43**(1), 141–149 (2008)
109. Villa, L., Zhang, M., Asanovic, K.: Dynamic zero compression for cache energy reduction. In: International Symposium on Microarchitecture, pp. 214–220 (2000)
110. Wang, A., Chandrakasan, A.: A 180 mv fft processor using sub-threshold circuit techniques. In: Proc.IEEE ISSCC Dig. Tech. Papers, pp. 229–293 (2004)
111. Wang, A., Chandrakasan, A.: A 180-mv subthreshold fft processor using a minimum energy design methodology. Solid-State Circuits, IEEE Journal of **40**(1), 310–319 (2005)
112. Wang, C.C., Wu, C.F., Hwang, R.T., Kao, C.H.: Single-ended sram with high test coverage and short test time. IEEE Journal of Solid-State Circuits **35**(1), 114–118 (2000)
113. Wang, P.F.: Complementary tunneling fets (ctfet) in cmos technology. Ph.D. thesis, TU Munchen, Munich, Germany (2003). URL <http://www.ece.udel.edu/qli>
114. Wann, C., Wong, R., Frank, D., Mann, R., Ko, S.B., Croce, P., Lea, D., Hoyniak, D., Lee, Y.M., Toomey, J., Weybright, M., Sudijono, J.: Sram cell design for stability methodology. In: VLSI Technology, 2005. (VLSI-TSA-Tech). 2005 IEEE VLSI-TSA International Symposium on, pp. 21–22 (25-27 April 2005)
115. Wittmann, R., Puchner, H., Ceric, H., Selberherr, S.: Impact of random bit values on nbti lifetime of an sram cell. In: Physical and Failure Analysis of Integrated Circuits, 2006. 13th International Symposium on the, pp. 41–44 (2006). DOI 10.1109/IPFA.2006.250993
116. Wong, V., Lock, C., Siek, K., Tan, P.: Electrical analysis to fault isolate defect in 6t memory cells. In: IEEE IPFA, pp. 101 –104 (2002)
117. Yamaoka, M., Osada, K., Kawahara, T.: A cell-activation-time controlled sram for low-voltage operation in dvfs socs using dynamic stability analysis. In: Solid-State Circuits Conference, 2008. ESSCIRC 2008. 34th European, pp. 286 –289 (2008). DOI 10.1109/ESSCIRC.2008.4681848

118. Yang, S., Powell, M., Falsafi, B., Roy, K., Vijaykumar, T.: An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In: High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on, pp. 147–157 (2001). DOI 10.1109/HPCA.2001.903259
119. Yoshimoto, M., Anami, K., Shinohara, H., Yoshihara, T., Takagi, H., Nagao, S., Kayano, S., Nakano, T.: A divided word-line structure in the static ram and its application to a 64k full cmos ram. Solid-State Circuits, IEEE Journal of **18**(5), 479–485 (1983)
120. Zhai, B., Hanson, S., Blaauw, D., Sylvester, D.: A variation-tolerant sub-200 mv 6-t sub-threshold sram. Solid-State Circuits, IEEE Journal of **43**(10), 2338–2348 (2008)
121. Zhang, K., Bhattacharya, U., Chen, Z., Hamzaoglu, F., Murray, D., Vallepalli, N., Wang, Y., Zheng, B., Bohr, M.: A 3-ghz 70mb sram in 65nm cmos technology with integrated column-based dynamic power supply. Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International pp. 474–611 Vol. 1 (2005)
122. Zhang, K., Hose, K., De, V., Senyk, B.: The scaling of data sensing schemes for high speed cache design in sub-0.18 m technologies. VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on pp. 226–227 (2000)
123. Zhao, W., Cao, Y.: New generation of predictive technology model for sub-45nm design exploration. In: ISQED '06: Proceedings of the 7th International Symposium on Quality Electronic Design, pp. 585–590. IEEE Computer Society, Washington, DC, USA (2006). DOI <http://dx.doi.org/10.1109/ISQED.2006.91>
124. Zhao, W., Cao, Y.: New generation of predictive technology model for sub-45nm design exploration. In: Quality Electronic Design, 2006. ISQED '06. 7th International Symposium on, pp. 6 pp. –590 (2006)

Jawar Singh · Saraju P. Mohanty · Dhiraj K. Pradhan

## Robust SRAM Designs and Analysis

This book provides a guide to Static Random Access Memory (SRAM) bitcell design and analysis to meet the nano-regime challenges for CMOS devices and emerging devices, such as Tunnel FETs. Since process variability is an ongoing challenge in large memory arrays, this book highlights the most popular SRAM bitcell topologies (benchmark circuits) that mitigate variability, along with exhaustive analysis. Experimental simulation setups are also included, which cover nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis. Emphasis is placed throughout the book on the various trade-offs for achieving a best SRAM bitcell design.

- Provides a complete and concise introduction to SRAM bitcell design and analysis;
- Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis;
- Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices;
- Emphasizes different trade-offs for achieving the best possible SRAM bitcell design.

Electrical Engineering

ISBN 978-1-4614-0817-8



9 781461 408178